

PAGE #	COMPONENT/FUNCTION
[1.]	INDEX]
[2.]	BLOCK DIAGRAM]
[3.]	RESET MAP]
[4.]	CLOCK DISTRIBUTION]
[5.]	GPIO, IRQ, IDSEL MAP]
[6.]	CPU-SOCKET]
[7.]	CPU-SOCKET]
[8.]	CPU TERMINATION & MISC P/U P/D]
[9.]	CPU-VCCP FILTERED ANALOG SUPPLY]
[10.]	MCH SECTIONS PAGE 1 OF 6]
[11.]	MCH SECTIONS PAGE 2 OF 6]
[12.]	MCH SECTIONS PAGE 3 OF 6]
[13.]	MCH SECTIONS PAGE 4 OF 6]
[14.]	MCH SECTIONS PAGE 5 OF 6]
[15.]	MCH SECTIONS PAGE 6 OF 6]
[16.]	MCH 2P5_DAC & 1P5 FILTER]
[17.]	MCH DECOUPLING AND COMP]
[18.]	MCH DCPL & VGA TERMINATION]
[19.]	MCH CHIPSET TERMINATION]
[20.]	VGA CONNECTOR]
[21.]	DDR1 DIMM-A 0/1]
[22.]	DDR1 DIMM-A TERM]
[23.]	DDR1 DIMM-A TERM]
[24.]	DDR1 DIMM-A DCPL]
[25.]	DDR1 DIMM-B 0/1]
[26.]	DDR1 DIMM-B TERM]
[27.]	DDR1 DIMM-B TERM]
[28.]	DDR1 DIMM-B DCPL]
[29.]	CK410E PAGE 1 OF 2]
[30.]	CK410E PAGE 2 OF 2]
[31.]	BLANK PAGE]
[32.]	PCIE 16-PORT]
[33.]	PCIE COUPLING]
[34.]	BLANK PAGE]
[35.]	BLANK PAGE]
[36.]	BLANK PAGE]
[37.]	ICH 1 OF 6 - CONTROL]
[38.]	ICH 2 OF 6 - CONTROL]
[39.]	ICH 3 OF 6 - CONTROL]
[40.]	ICH 4 OF 6 - CONTROL]
[41.]	ICH 5 OF 6 - POWER]
[42.]	ICH 6 OF 6 - GROUND]
[43.]	ICH TERMINATION]

PAGE #	COMPONENT/FUNCTION
[44.]	IDE_SOUTH_BRIDGE]
[45.]	USB_BACKPANEL_CONN]
[46.]	USB_FP #2 HEADER]
[47.]	USB_FP_HEADER_POWER 1 & 2]
[48.]	USB_FP #1 HEADER]
[49.]	PCI_CONN_1]
[50.]	PCI_CONN_2]
[51.]	PCIE_X1_SLOT1]
[52.]	PCI_CONN_3]
[53.]	PCI_CONN_4]
[54.]	ICH_PCI_TERMINATION]
[55.]	BLANK]
[56.]	LAN CONTROLLER, PART 1 OF 2]
[57.]	LAN EEPROM, DECOUPLING]
[58.]	BLANK]
[59.]	LAN CONN]
[60.]	AUDIO CODEC]
[61.]	AUDIO BYPASS & DECOUPLING CAPS]
[62.]	ATAPI CD HEADER & SPDIF HEADER]
[63.]	AUDIO BACK PORT MIC-IN/LINE-IN/OUT]
[64.]	AC HEADER FRONT PANEL PORT]
[65.]	AUDIO TERMINATION P/U & VREF NETWORK]
[66.]	AUDIO VREG]
[67.]	PCIE_X1_SLOT2]
[68.]	BLANK PAGE]
[69.]	BLANK PAGE]
[70.]	TPM (TRUSTED PLATFORM MODULE)]
[71.]	SATA CONNECTORS]
[72.]	FIRMWARE HUB]
[73.]	PORT ANGELES (1 OF 2)]
[74.]	PORT ANGELES (2 OF 2)]
[75.]	FDD CONN]
[76.]	PS/2 MOUSE DOUBLE-STACKED]
[77.]	LPT CONN]
[78.]	SERIAL PORT A]
[79.]	HARDWARE MANAGEMENT: HECETA]
[80.]	SPEAKER & DIAGNOSTIC LED]
[81.]	STD_FRONT_PANEL_HDR]
[82.]	MTG_HOLES/LABELS]
[83.]	FAN CONTROL]
[84.]	VREG: VOLTAGE DISTRIBUTION]
[85.]	V_SM SWITCHING VREG]

PAGE #	COMPONENT/FUNCTION
[86.]	STANDARD POWER CONNECTOR]
[87.]	VREG_1P2_FSB_VTT]
[88.]	VREG_2P5_MCH]
[89.]	VREG_SM_VTT]
[90.]	PCI VAUX/VREG_USB/V_BATTERY]
[91.]	VREG_USB_BP_RIGHT/LEFT & PS2]
[92.]	3.3V STANDBY]
[93.]	VREG_DCPL_BULK]
[94.]	5VDUAL VREG & USB_BP_MID]
[95.]	VCCP VREG]
[96.]	VCCP VREG]
[97.]	VCCP VREG]
[98.]	VCCP VREG DECOUPLING]
[99.]	USB ANTI THEFT]
[100.]	USB ANTI THEFT]
[101.]	DEBUG_XDP]
[102.]	VREG_1P5 CORE]
[103.]	VR_THERMAL THROTTLE]
[104.]	TEST SITE CAPS]
[105.]	BLANK PAGE]
[106.]	BLANK PAGE]

REVISIONS						
REV	DESCRIPTION	DFT	DATE	CHK	DATE	APVD
1.0	PRELIMINARY		2005			

WOODRIDGE
 GRANTSDALE / DDR1 / ICH6 / ATX
FAB A
 REV 1.00
 TAPE-OUT: WW15.5


POWER SYMBOLS USED:
 VCC3
 VCC
 +12V
 -12V

- NOTES:
- THIS SCHEMATIC DOCUMENTS THE GENERIC PRODUCT WITH ALL POSSIBLE CONFIGURATIONS. PLEASE REFER TO SPECIFIC PRODUCT PBA EPL S FOR ITEMS SHOWN AS OPTIONAL IN THE SCHEMATIC.
 - RESISTORS ARE IN OHMS UNLESS OTHERWISE SPECIFIED.
 - VCC = +5V UNLESS OTHERWISE SPECIFIED.
 - * SUFFIX INDICATES ACTIVE LOW SIGNAL.
 - ∩ SUFFIX INDICATES SIGNAL EXITS HIERARCHICAL BLOCK.
 - THIS DOCUMENT ALSO EXISTS ON ELECTRONIC MEDIA.

BOM RELEASE DATE	03/16/04	PB NUMBER	
SIGNATURE	DATE	int e 3065 BOWERS AVE SANTA CLARA, CA 95051	
DRN BY	SCLIM	TITLE	
CHK BY	CHTAN	SCH, PBA, WOODRIDGE	
ENGR APVD	03/16/04		
APVD		INTEL	DOCUMENT NUMBER
APVD		CONFIDENTIAL	D16704
		PAGE	REV
		1/106	1.00

DRAWING
 D915PLWDL_FABA.SCH 1.1
 Wed Apr 06 22:21:08 2005

CORE



BLOCK DIAGRAM

COPIED BLOCK DIAGRAM FROM TGRVP_A, 14/10/2003
BLOCK DIAGRAM UPDATED: 03/26/2005


DRAWING: D915PLWDL_FABA.SCH_1.2
Wed Apr 06 22:21:08 2005

[PAGE_TITLE=BLOCK DIAGRAM]

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 2	REV 1.00
--------------------	----------------------------------	-----------	-------------

CORE

AFTER P_PCIRST*, HANDSHAKE (ON HL BUS) BETWEEN ICH/MCH MUST HAPPEN BEFORE H_CPURST* WILL BE ASSERTED/DE-ASSERTED




RESET MAP

[PAGE_TITLE=RESET MAP]

COPIED RESET MAP FROM TGRVP_A, 14/10/2003
RESET MAP UPDATED: XX/XX/2003

DRAWING D915PLWDL_FABA_SCH_1.3
Wed Apr 06 22:21:08 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 3	REV 1.00
-----------------------	---------------------------	-----------	-------------



CORE

CLOCK DISTRIBUTION

COPIED CLOCK DISTRIBUTION FROM TGRVP_A, 14/10/2003
 CLOCK DISTRIBUTION UPDATED: 12/15/2003

DRAWING D915PLVWDL_FABA_SCH_1.4
 Wed Apr 06 22:21:09 2005

[PAGE_TITLE=CLOCK DISTRIBUTION]			
INTEL	DOCUMENT NUMBER	PAGE	REV
CONFIDENTIAL	D16704	4	1.00

PIN	NAME	WELL	USAGE	DURING RESET	S3/S5	NOTES
GPI0	MAIN	MAIN	P_RE06*			P/U ON PAGE 54, 2.7K TO VCC
GPI2	MAIN	MAIN	P_RE05*			P/U ON PAGE 54, 2.7K TO VCC
GPI2	MAIN	MAIN	P_INTE*			P/U ON PAGE 54, 8.2K TO VCC3
GPI3	MAIN	MAIN	P_INTF*			P/U ON PAGE 54, 8.2K TO VCC3
GPI4	MAIN	MAIN	P_INTG*			P/U ON PAGE 54, 8.2K TO VCC3
GPI5	MAIN	MAIN	P_INTH*			P/U ON PAGE 54, 8.2K TO VCC3
GPI6	MAIN	MAIN	1X4_DETECT		OFF	
GPI7	MAIN	MAIN	FP_AUD_DETECT			10K P/D TO 3.3V PG 43
GPI8	RESUME	AC_OK (FOR ENERGY LAKE) - NOT USED				10K P/D TO 3.3V STBY PG 43
GPI9	RESUME	OC4*		HIGH	DRIVEN	
GPI10	RESUME	OC5*		HIGH	DRIVEN	
GPI11	RESUME	SMBALERT*				10K P/U TO 3.3V STBY PG 43
GPI12	MAIN	SATA_HOT_SWAP NOT USED				10K P/D TO GND PG 43
GPI13	RESUME	IO_PME*			DRIVEN	
GPI14	RESUME	OC6*		HIGH	DRIVEN	
GPI15	RESUME	OC7*		HIGH	DRIVEN	
GPO16	MAIN	GNT[6]*		HI-Z	OFF	
GPO17	MAIN	GNT[5]*		HI-Z	OFF	
GPO18	MAIN	STP_PC# NOT USE				
GPO19	MAIN	GRN_LED0				
GPO20	MAIN	STP_PC#				
GPO21	MAIN	NOT ASSIGN				
GPO22						
GPO23	MAIN	NOT ASSIGN				
GPO24	RESUME	BOARD_ID 0		HIGH	OFF	
GPO25	RESUME	INTERNAL_VRM_STRAP		HIGH	DEFINED	
GPO26	MAIN	SATAGP0				4.7K P/U TO 3.3V PG 39
GPO27	RESUME	BOARD_ID 1		HIGH	DEFINED	
GPO28	RESUME	RPS_OFF NOT USE		HIGH	DEFINED	10K P/D TO GND PG 43
GPO29	MAIN	SATAGP1				4.7K P/U TO 3.3V PG 39
GPO30	MAIN	SATAGP2				4.7K P/U TO 3.3V PG 39
GPO31	MAIN	SATAGP3				4.7K P/U TO 3.3V PG 39
GPO32	MAIN	NOT USED				
GPO33	MAIN	BOARD_ID 2		HIGH	OFF	
GPO34	MAIN	BOARD_ID 3		HIGH	OFF	
GPI40	MAIN	REQ4*				
GPI41	MAIN	LDRQ[1]*				
GPO48	MAIN	GNT[6]				
GPO49	CPU	CPUPWRGD				
GPI4	CORE	NORM		INPUT		
GPI3	CORE	MFG_MODE*		INPUT		
GPI2	CORE	BSKU4		INPUT		
GPI1	CORE	BAT_WARN		INPUT		
GPI0	CORE	DMA66_DETECT_PRI		INPUT		HI/LOW BIOS CONFIG FOR IDE PRI (FEATURE IS DEFAULT LOW)

	PA1.5	PA3.0		
GPO0	NA	SENSOR_SDA	OUTPUT	
GPO1	NA	FANTACH3	INPUT	
GPO2	GPO_LAN_DISABLE	FANTACH4	INPUT	
GPO3	NA	FANPWM1	OUTPUT	
GPO4	BSKU5/1_WATT	FANPWM2	OUTPUT	
GPO5	NA	FANPWM3	OUTPUT	
GPI6	FAN_TACH1	FAN_TACH1	INPUT	
GPI7	FAN_TACH2	FAN_TACH2	INPUT	
GPI010	5V_DDCSDA	5V_DDCSDA	INPUT	
GPI011	5V_DDCSCL	5V_DDCSCL	INPUT	
GPI012	3V_DDCSDA	3V_DDCSDA	INPUT	
GPI013	3V_DDCSCL	3V_DDCSCL	INPUT	
GPI14	CDC_DWN_ENAB*	CDC_DWN_ENAB*	INPUT	2X12_DETECT
IO_PME*	IO_PME*		OUTPUT	
GRN_LED	GRN_LED		OUTPUT	
YLW_LED	YLW_LED		OUTPUT	

IRQ ROUTING TABLE																
	CONFIRMED				PCL-EXPRESS											
	SLOT1	SLOT2	SLOT3	SLOT4	SLOT5	X1.2	X16	X1.1	LAN	USB1-F0	USB1-F1	USB1-F2	USB1-F3	USB	#2SMBUS	AZALIA
P_INTA*			IRQD				IRQA						IRQD			
P_INTB*			IRQC				IRQA									IRQA
P_INTC*			IRQA	IRQB								IRQC				
P_INTD*			IRQB	IRQA								IRQB				IRQB
P_INTE*	IRQD	IRQC						IRQA								
P_INTF*	IRQA	IRQB		IRQC												
P_INTG*	IRQB	IRQA		IRQD												
P_INTH*	IROC	IROD							IRQA					IRQA		
REQ/GNT	1	2	3	4												
IDSEL	16	17	18	19					24							

COPIED INFO FROM TGRVP_A, 10/14/2003
 INFORMATION UPDATED: 12/12/2003

GPIO, IRQ, IDSEL MAPS



DRAWING D915PLWDL_FABA.SCH_1.5
 Wed Apr 06 22:21:09 2005 [PAGE_TITLE=GPIO, IRQ, IDSEL MAP]

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 5	REV 1.00
--------------------	------------------------	--------	----------

MULTI-PLEXED GPIO PINS ON PORT ANGELES USED FOR SPECIFIC FUNCTIONS (NOT AS GPIO) ARE NOT IDENTIFIED HERE
 UN-USED GPIO PINS ON PORT ANGELES ARE NOT IDENTIFIED HERE
 TOTAL OF (37) POSSIBLE GPIO PINS ON PORT ANGELES.

PORT ANGELES
 FWH
 ICH 6
 D

D
 C
 B
 A



CAD NOTE:
PLACE CAPS CLOSE TO CPU BEFORE ROUTING
TO CIRCUITS THAT USE THIS VOLTAGE


CPU SOCKET

[PAGE_TITLE=CPU-SOCKET]

CORE PAGE

DRAWING D915PLWDL_FABA_SCH_1.6
Thu Apr 07 00:58:48 2005





INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 6	REV 1.00
-----------------------	---------------------------	-----------	-------------






CORE PAGE

DRAWING D915PLWDL FAB_A SCH_1.7 Thu Apr 07 00:59:35 2005 [PAGE_TITLE=CPU-SOCKET]

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 7	REV 1.00
--------------------	------------------------	--------	----------



CORE PAGE




[PAGE_TITLE=CPU TERMINATION & MISC]

DRAWING D315PLWDL_FABA_SCH_1.8 Thu Apr 07 00:58:58 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 8	REV 1.00
--------------------	------------------------	--------	----------

CPU PLL SUPPLY FILTER



CAD NOTE:
 PLACE COMPONENTS AS CLOSE AS POSSIBLE TO PROCESSOR SOCKET
 TRACE WIDTH TO CAPS MUST BE NO SMALLER THAN 12MIL

DESIGN NOTE:
 ALWAYS EMPTY. DEBUG HOOK.



EMPTY



EMPTY




EMPTY



EMPTY


HS6D1



C45196-001

WAVE SOLDER HEAT-SINK = WSHS

NOTE :
USE D10665-001 FOR GMCH




[PAGE_TITLE=MCH SECTIONS PAGE 1 OF 6]

CORE PAGE

DRAWING
D915PLWDL_FABA_SCH_1.10
Thu Apr 07 00:59:12 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 10	REV 1.00
-----------------------	---------------------------	------------	-------------

U6D1
GDG_DDR1_1210
REV=1.0



SIGNAL NAMING CONVENTION


- EXP: PCI EXPRESS
- DMI: DIRECT MEDIA INTERFACE
- ITP: ICH TRANSMIT POSITIVE
- ITN: ICH TRANSMIT NEGATIVE
- IRP: ICH RECEIVE POSITIVE
- IRN: ICH RECEIVE NEGATIVE
- MTP: MCH TRANSMIT POSITIVE
- MTN: MCH TRANSMIT NEGATIVE
- MRP: MCH RECEIVE POSITIVE
- MRN: MCH RECEIVE NEGATIVE



2 of 7
IC

SDVO CTRL DATA	
1	SDVO CARD PRESENT, PEG DISABLED
0	SDVO DISABLED (DEFAULT)


[PAGE_TITLE=MCH SECTIONS PAGE 2 OF 6]



CORE PAGE

DRAWING D915PLWDL_FABA_SCH_1.12 Wed Apr 06 22:21:10 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 12	REV 1.00
--------------------	------------------------	---------	----------



4 of 7

[PAGE_TITLE=MCH SECTIONS PAGE 4 OF 6]

CORE PAGE

DRAWING D915PLWDL FABASCH_1.13 Wed Apr 06 22:21:10 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 13	REV 1.00
--------------------	------------------------	---------	----------

D

D

C


C

B

B

A

A




CORE PAGE


[PAGE_TITLE=MCH SECTIONS PAGE 5 OF 6]

DRAWING D9T5PLWDL_FABA_SCH_1.14 Wed Apr 06 22:21:10 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 14	REV 1.00
-----------------------	---------------------------	------------	-------------



ANALOG FILTERS









CORE PAGE

DRAWING

[PAGE_TITLE=MCH 2P5_DAC & 1P5 FILTER]

D915PLWDL_FABA.SCH_1.16
 Thu Apr 07 00:59:17 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 16	REV 1.00
-----------------------	---------------------------	------------	-------------




NOA	H	L	DESCRIPTION
0	SEE BSEL TABLE		BSEL0
1	SEE BSEL TABLE		BSEL1
2	SEE BSEL TABLE		BSEL2
3	NORM	ALL-Z	ALL-Z TEST MODE
4	NORM	XOR	XOR CHAIN
5	DDR1	DDR2	MEMORY TYPE
6	NORM	REVERSE	PCI-EXPRESS LANE REVERSAL
7	DIS	ENABLE	FSB HARDWARE STRAPS
8	NEW LTSSM	OLD LTSSM	LTSSM MODE (1.0 OLD, 1.0A NEW)
9	NORM	BYPASS	ICH PCI-EXPRESS RST BYPASS

3,4,5,6,7,8,9 ALL HAVE INTERNAL PULL-UP

BSEL TABLE

2	1	0	PSB FREQUENCY
0	0	0	267 MHZ (1067)
0	0	1	133 MHZ (533)
0	1	0	200 MHZ (800)
0	1	1	167 MHZ (667)
1	0	0	333 MHZ (RSVD)
1	0	1	100 MHZ (400)
1	1	0	400 MHZ (RSVD)
1	1	1	RESERVED









CORE PAGE



[PAGE_TITLE=MCH DECOUPLING AND COMP]

DRAWING D915PLWDL_FABA_SCH_1.17 Thu Apr 07 00:59:21 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 17	REV 1.00
--------------------	------------------------	---------	----------



D

D

C





C

B

B

A

A



CORE PAGE

DRAWING D915PLWDL_FABA_SCH_1.19 Thu Apr 07 00:59:31 2005

[PAGE_TITLE=MCH CHIPSET TERMINATION]

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 19	REV 1.00
--------------------	------------------------	---------	----------

D

C

B

A

D

C

B







A

BOM NOTE:






DEFAULT: STUFF WITH FERRITE BEAD (693286-006) FOR 5 POINT FILTER
OPTION: STUFF 0 OHM 0603 FOR 3 POINT FILTER

VGA_RED
VGA_GREEN
VGA_BLUE

HSYNC_3V
VSYNC_3V



CAD NOTE:
PLACE RESISTORS CLOSE TO FILTERS (CAPS/FERITE-BEADS)



CORE PAGE

DRAWING
D915PLWDL_FABA_SCH_1.20
Wed Apr 06 22:21:11 2005

[PAGE_TITLE=VGA CONNECTOR]

COMPONENTS ARE DFM29


INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 20	REV 1.00
-----------------------	----------------------------------	------------	-------------

DDR CHANNEL A DIMM 1

BOM NOTE:
 USE A87935-007 FOR BLACK CONN WITH WHITE TABS
 USE A87935-008 FOR BLACK CONN WITH BLACK TABS

DDR CHANNEL A DIMM 0

BOM NOTE:
 USE A87935-006 FOR BLUE CONN WITH WHITE TABS
 USE A87935-007 FOR BLACK CONN WITH WHITE TABS



I2C = 001

I2C = 000

CORE PAGE

[PAGE_TITLE=DDR1 DIMM-A 0/1]


DRAWING
 D915PLWDL_FABA.SCH.1.21
 Wed Apr 06 22:21:12 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 21	REV 1.00
-----------------------	----------------------------------	------------	-------------

DDR RESISTOR TERMINATION


89 IN V_SM_VTT

SPARE SECTIONS





CAD NOTE: FLOOD VTT THROUGH PIN 5

DESIGN NOTE;
KEEP 603 RESISTORS
DO NOT CHANGE TO 402



21 13 M_DQM_A<7..0>
21 13 M_DATA_A<63..0>
21 13 M_MAA_A<13..0>

CORE PAGE




[PAGE_TITLE=DDR1 DIMM-A 0/1 TERM]

DRAWING D915PLWDL_FABA.SCH_1.22
Wed Apr 06 22:21:12 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 22	REV 1.00
-----------------------	----------------------------------	------------	-------------

CHANNEL A

DESIGN NOTE;
KEEP 603 RESISTORS
DO NOT CHANGE TO 402




DDR RESISTOR TERMINATION


DDR CHANNEL A

DECOUPLING CAPACITORS FOR DDR TERMINATION RESISTORS



CHANNEL A DIMM TO MCH BIT SWAPPING



DIMM	MCH	DIMM	MCH
DQ0	DQ0	DQ32	DQ36
DQ1	DQ1	DQ33	DQ32
DQ2	DQ2	DQ34	DQ38
DQ3	DQ3	DQ35	DQ35
DQ4	DQ4	DQ36	DQ37
DQ5	DQ5	DQ37	DQ33
DQ6	DQ6	DQ38	DQ39
DQ7	DQ7	DQ39	DQ34
DQ8	DQ13	DQ40	DQ45
DQ9	DQ9	DQ41	DQ41
DQ10	DQ10	DQ42	DQ46
DQ11	DQ11	DQ43	DQ47
DQ12	DQ12	DQ44	DQ44
DQ13	DQ8	DQ45	DQ40
DQ14	DQ14	DQ46	DQ42
DQ15	DQ15	DQ47	DQ43
DQ16	DQ21	DQ48	DQ52
DQ17	DQ16	DQ49	DQ53
DQ18	DQ22	DQ50	DQ50
DQ19	DQ18	DQ51	DQ51
DQ20	DQ20	DQ52	DQ48
DQ21	DQ17	DQ53	DQ49
DQ22	DQ23	DQ54	DQ54
DQ23	DQ19	DQ55	DQ55
DQ24	DQ28	DQ56	DQ56
DQ25	DQ24	DQ57	DQ57
DQ26	DQ30	DQ58	DQ58
DQ27	DQ26	DQ59	DQ59
DQ28	DQ29	DQ60	DQ60
DQ29	DQ25	DQ61	DQ61
DQ30	DQ31	DQ62	DQ62
DQ31	DQ27	DQ63	DQ63



PLACED AT LEFT AND RIGHT ENDS
OF VTT ISLAND



CORE PAGE

DRAWING D915PLWDL_FABA_SCH_1.24 Wed Apr 06 22:21:12 2005

[PAGE_TITLE=DDR1 DIMM-A 0/1 TERM DCPL]

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 24	REV 1.00
--------------------	------------------------	---------	----------

D

C

B


A

D


C

B

A





DDR CHANNEL B DIMM 1




BOM NOTE:
 USE A87935-007 FOR BLACK CONN WITH WHITE TABS
 USE A87935-008 FOR BLACK CONN WITH BLACK TABS

DESIGN NOTE:
 I2C = 011




DDR CHANNEL B DIMM 0



BOM NOTE:
 USE A87935-006 FOR BLUE CONN WITH WHITE TABS
 USE A87935-007 FOR BLACK CONN WITH WHITE TABS

DESIGN NOTE:
 I2C = 010



CORE PAGE

DRAWING
 D915PLWDT_FABA_SCH_1.25
 Wed Apr 06 22:21:13 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 25	REV 1.00
--------------------	----------------------------------	------------	-------------

[PAGE_TITLE=DDR1 DIMM-B 0/1]

CHANNEL B

DDR RESISTOR TERMINATION

DESIGN NOTE:
KEEP 603 RESISTORS
DO NOT CHANGE TO 402

89 IN V_SM_VTT

D

D

C


C

B

B

A

A



25 14 M_DQM_B<7..0>

25 14 M_DATA_B<63..0>

25 14 M_MAA_B<13..0>

[PAGE_TITLE=DDR1 DIMM-B 0/1 TERM]


CORE PAGE

DRAWING D915PLWDL_FABA_SCH_1.26
Wed Apr 06 22:21:13 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 26	REV 1.00
-----------------------	----------------------------------	------------	-------------

CHANNEL B

DESIGN NOTE;
KEEP 603 RESISTORS
DO NOT CHANGE TO 402



DDR RESISTOR TERMINATION

CORE PAGE



DRAWING
D915PLWDL_FABA.SCH_1.27
Wed Apr 06 22:21:14 2005

[PAGE_TITLE=DDR1 DIMM-B 0/1 TERM]




INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 27	REV 1.00
-----------------------	----------------------------------	------------	-------------

DDR CHANNEL B

DECOUPLING CAPACITORS FOR DDR TERMINATION RESISTORS



PLACED AT LEFT AND RIGHT ENDS OF VTT ISLAND



CHANNEL B DIMM TO MCH BIT SWAPPING

DIMM	MCH	DIMM	MCH
DQ0	DQ5	DQ32	DQ36
DQ1	DQ1	DQ33	DQ33
DQ2	DQ6	DQ34	DQ38
DQ3	DQ3	DQ35	DQ35
DQ4	DQ4	DQ36	DQ37
DQ5	DQ0	DQ37	DQ32
DQ6	DQ7	DQ38	DQ39
DQ7	DQ2	DQ39	DQ34
DQ8	DQ12	DQ40	DQ44
DQ9	DQ13	DQ41	DQ41
DQ10	DQ10	DQ42	DQ46
DQ11	DQ11	DQ43	DQ42
DQ12	DQ8	DQ44	DQ45
DQ13	DQ9	DQ45	DQ40
DQ14	DQ14	DQ46	DQ47
DQ15	DQ15	DQ47	DQ43
DQ16	DQ21	DQ48	DQ52
DQ17	DQ16	DQ49	DQ48
DQ18	DQ23	DQ50	DQ55
DQ19	DQ18	DQ51	DQ51
DQ20	DQ20	DQ52	DQ53
DQ21	DQ17	DQ53	DQ49
DQ22	DQ22	DQ54	DQ54
DQ23	DQ19	DQ55	DQ50
DQ24	DQ28	DQ56	DQ61
DQ25	DQ24	DQ57	DQ57
DQ26	DQ30	DQ58	DQ63
DQ27	DQ26	DQ59	DQ59
DQ28	DQ29	DQ60	DQ60
DQ29	DQ25	DQ61	DQ56
DQ30	DQ31	DQ62	DQ62
DQ31	DQ27	DQ63	DQ58

[PAGE_TITLE=DDR1 DIMM-B 0/1 DCPL]

CORE PAGE

DRAWING
D915PLWDT_FABA_SCH_1.28
Wed Apr 06 22:21:14 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 28	REV 1.00
-----------------------	----------------------------------	------------	-------------

D

C

B




A

D

C




B

A



DESIGN NOTE:
KEEP ALL SHARED 14MHZ
CLOCKS AT 15 OHM

BOM NOTE:
STUFF FOR AC97
AUDIO ONLY





BOM NOTE:
STUFF FOR XDP
EMPTY FOR X1 SLOT2

BOM NOTE:
STUFF FOR X1 SLOT2
EMPTY FOR XDP




DESIGN NOTE:
STUFF FOR EVALUATION OF COST REDUCTION ON VOLTAGE SOURCE

CAD NOTE:
PLACE (1) PER PIN



CORE PAGE

LOCATION	X1	SL0T2	XDP
R5C12	STUFF	EMPTY	
R5C13	STUFF	EMPTY	
R5C15	EMPTY	STUFF	
R5C16	EMPTY	STUFF	



DESIGN NOTE:
SATA MUST BE ON PIN_26, PIN_27

DRAWING
D915PLWDL_FABA.SCH_1.30
Wed Apr 06 22:21:14 2005

[PAGE_TITLE=CK410E PAGE 2 OF 2]

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 30	REV 1.00
-----------------------	---------------------------	------------	-------------

D

D

C

C

B

B

A


A

BLANK PAGE

[PAGE_TITLE=BLANK]




DRAWING
D915PLWDL_FABA.SCH_1.31
Wed Apr 06 22:21:14 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 31	REV 1.00
-----------------------	---------------------------	------------	-------------



BOM NOTE:
USE C55845-002 FOR X16 CONN

PCI EXPRESS 16-PORT




CORE PAGE

DRAWING D915PLWDL_FABA_SCH_1.32
Wed Apr 06 22:21:14 2005

[PAGE_TITLE=PCIE 16-PORT]		PAGE	REV
INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	32	1.00

BOM NOTE:
ALWAYS STUFF



CORE PAGE

DRAWING
D915PLWDL_FABA_SCH_1.33
Wed Apr 06 22:21:15 2005

[PAGE_TITLE=PCIE COUPLING]

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 33	REV 1.00
-----------------------	---------------------------	------------	-------------

D

D

C

C

B

B

A

A

BLANK PAGE

DRAWING
D915PLWDL_FABA_SCH_1.34
Wed Apr 06 22:21:15 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 34	REV 1.00
-----------------------	---------------------------	------------	-------------

D

D

C

C

B

B

A

A

BLANK PAGE

DRAWING
D915PLWDL_FABA_SCH_1.35
Wed Apr 06 22:21:15 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 35	REV 1.00
-----------------------	---------------------------	------------	-------------

D

D

C

C

B

B

A

A

BLANK PAGE

DRAWING
D915PLVWL_FABA_SCH_1.36
Wed Apr 06 22:21:15 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 36	REV 1.00
-----------------------	---------------------------	------------	-------------

D

D

C



C

B

B

A


A









CAD NOTE:
 PLACE 1 EACH NEAR A3 & F1.
 PLACE REMAINDER ANYWHERE

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 37	REV 1.00
-----------------------	---------------------------	------------	-------------


DESIGN NOTE:
FOR PCI_E X1 SLOT 1





DESIGN NOTE: FOR PCI_E X1 SLOT 2 (ATX)






CAD NOTE:
CONNECT TRACES TOGETHER CLOSE
TO ICH PINS



CAD NOTE:
TRACES TIED TOGETHER CLOSE TO PINS
LENGTH NO LONGER THAN 200 MIL TO RESISTOR





[PAGE_TITLE=ICH 3 OF 6 - CONTROL]

DRAWING D915PLWDL_FABA_SCH_1.39 Wed Apr 06 22:21:15 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 39	REV 1.00
--------------------	------------------------	---------	----------

D

C

B

A


D

C

B

A

U8G1
ICH6




























DESIGN NOTE:
VALIDATION FEATURE

CAD NOTE:
PLACE AWAY FROM CPU AREA
NEAR ICH IS BEST

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 40	REV 1.00
-----------------------	---------------------------	------------	-------------

U8G1 ICH6
REV=2.0

POWER



DRAWING D915PLWDL FAB_A SCH_1.41
Wed Apr 06 22:21:15 2005

D

C

B

A

D




C

B

A

U8G1
ICH6







REV=2.0




[PAGE_TITLE=ICH 6 OF 6 - GROUND]

DRAWING D915PLWDL_FABA_SCH_1.42 Wed Apr 06 22:21:16 2005


INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 42	REV 1.00
--------------------	------------------------	---------	----------








DESIGN NOTE: ENERGY LAKE HEADER AND STUFFING OPTIONS



*NOTE: PLACE ALL WITHIN 40 MILS OF ICH



FLIP-LID XTAL HOLDER USES STANDARD XTAL.



ICH PULLUPS & DECOUPLING


DRAWING D915PLWDL_FABA_SCH_1.43 Thu Apr 07 13:40:20 2005

[PAGE_TITLE=ICH TERMINATION]

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 43	REV 1.00
--------------------	------------------------	---------	----------

DESIGN NOTE:
SERIES RESISTORS INTEGRATED INTO ICH:
VALUES VARY BETWEEN 18.7 OHMS - 30.2 OHMS

BOM NOTE:
DEFAULT IS BLACK IDE HDR.
FOR WHITE IDE HDR,
USE IPN A22253-001



CAD NOTE:
PLACE CLOSE TO CONNECTOR PIN


DESIGN NOTE:
DATA LINES SHOULD BE MATCHED TO STROBES (XDOR*, XIORDY*) WITHIN +/-250MIL
STROBES SHOULD BE MATCHED TO THEIR COMPLEMENT WITHIN +/-10MIL

[PAGE_TITLE=IDE_SOUTH_BRIDGE]


DRAWING
D915PLWDL FABASCH_1.44
Wed Apr 06 22:21:16 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 44	REV 1.00
-----------------------	---------------------------	------------	-------------

CAD NOTE:
OVERLAPPING FOOTPRINTS
DO NOT CHANGE TO 402



DOUBLE STACK USB



[PAGE_TITLE=USB_BACKPANEL_CONN]


DRAWING
D915PLWDL_FABA_SCH_1.45
Thu Apr 07 17:12:06 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 45	REV 1.00
-----------------------	----------------------------------	------------	-------------

USB FRONT PANEL HEADER #2

UN-STUFF BYPASS RESISTORS
AND STUFF INDUCTORS ONLY
FOR EMI QUALITY ISSUES

FRONT PANEL HEADER2





[PAGE_TITLE=USB_FP #2 HEADER]

DRAWING
D915PLVWDL_FABA_SCH_1.46
Wed Apr 06 22:21:16 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 46	REV 1.00
-----------------------	---------------------------	------------	-------------



POWER FOR USB FRONT PANEL #1

STUFFING THERMISTOR ASSUMES FRONT PANEL CARD HAS
 DESIGN NOTE:
 NO FUSE & DOES NOT PROVIDE OC PROTECTION



POWER FOR USB FRONT PANEL #2

NO FUSE & DOES NOT PROVIDE OC PROTECTION
 DESIGN NOTE:
 STUFFING THERMISTOR ASSUMES FRONT PANEL CARD HAS




[PAGE_TITLE=USB_FP_HEADER_POWER]

DRAWING
 D915PLWDL_FABA_SCH_1.47
 Wed Apr 06 22:21:16 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 47	REV 1.00
-----------------------	----------------------------------	------------	-------------

USB FRONT PANEL HEADER #1



[PAGE_TITLE=USB_FP_HEADER #1]

DRAWING
D915PLWDL_FABA_SCH_1.48
Wed Apr 06 22:21:16 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 48	REV 1.00
-----------------------	---------------------------	------------	-------------

BACK PANEL SLOT 6 PCI SLOT 1 (CLOSEST TO CPU)

D

C

B


A

D

C

B

A




[PAGE_TITLE=PCI_CONN_1]

DRAWING
D915PLWDL_FABA.SCH_1.49
Wed Apr 06 22:21:17 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 49	REV 1.00
-----------------------	---------------------------	------------	-------------

BACK PANEL SLOT 5 PCI SLOT 2





[PAGE_TITLE=PCI_CONN_2]

DRAWING
D915PLWDL FABASCH_1.50
Wed Apr 06 22:21:17 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 50	REV 1.00
-----------------------	---------------------------	------------	-------------

BACK PANEL SLOT 4 PCI EXPRESS X1 SLOT 1

BOM NOTE:
USE C55845-001
FOR X1 CONN



[TITLE=PCIE_X1_CONN_2]

DRAWING
D915PLWDL_FABA_SCH_1.51
Wed Apr 06 22:21:17 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 51	REV 1.00
-----------------------	----------------------------------	------------	-------------

BACK PANEL SLOT 2 PCI SLOT 3 (CLOSEST TO CPU)

D

C

B

A

D



C

B

A

J10B4

PCI CONN2_2 CONN




[PAGE_TITLE=PCI_CONN_1]

DRAWING
D915PLWDL_FABA_SCH_1.52
Thu Apr 07 19:35:30 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 52	REV 1.00
-----------------------	----------------------------------	------------	-------------

BACK PANEL SLOT 1 PCI SLOT 4



[PAGE_TITLE=PCI_CONN_2]

DRAWING
D915PLVDL_FABA_SCH_1.53
Thu Apr 07 17:11:05 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 53	REV 1.00
-----------------------	---------------------------	------------	-------------

D

C

B

A



D

C

B

A

PCI PULL-UPS








[MODULE=ICH]

[PAGE_TITLE=ICH_PCI_TERMINATION]

DRAWING D915PLWDL_FABA.SCH_1.54 Wed Apr 06 22:21:18 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 54	REV 1.00
--------------------	------------------------	---------	----------







DRAWING
D915PLWDL_FABA.SCH_1.55
Thu Apr 07 15:10:17 2005











[PAGE_TITLE=ICH TO LAN CONTROL]

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 55	REV 1.00
-----------------------	----------------------------------	------------	-------------

U8A1
NORTHWAY
REV=3.0





CAD NOTE:
DEBUG PAD TRACES NEED TO BE ROUTED LIKE THE MDI LINE GOING TO THE RJ45 CONNECTOR



DEFAULT LAN IS EKRON R

LEGEND WAKE ON LAN HEADER



[PAGE_TITLE=LAN CONTROLLER, PART 2 OF 2]


DRAWING
D915PLWDL_FABA.SCH_1.57
Wed Apr 06 22:21:18 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 57	REV 1.00
-----------------------	---------------------------	------------	-------------

VOLTAGE REGULATION - PHY


BOM NOTE:

STUFF FOR EKRON R



BOM NOTE:

EMPTY FOR EKRON R




BOM NOTE:

EMPTY FOR EKRON R



BOM NOTE:

EMPTY FOR EKRON R



BOM NOTE:

EMPTY FOR EKRON R



PLACEHOLDER: ICH/EKRON R EEPROM

BOM NOTE:


STUFF FOR EKRON R

LAN DECOUPLING

0603 REQUIREMENT PER DESIGN ENGINEER

BOM NOTE:

STUFF FOR EKRON R




DESIGN NOTE:

DECOUPLING CAPS
VOLTAGE NETS, SPECIFIC DESIGN MAY
REQUIRE MORE DECOUPLING.

CAD NOTE:



PLACE A 0.1UF CAP NEXT TO
EVERY 4.7 OR 10UF CAP



DRAWING
D915PLWDL_FABA.SCH_1.58
Thu Apr 07 15:27:56 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 58	REV 1.00
-----------------------	---------------------------	------------	-------------

CAD NOTE:
OVERLAP WITH MAGJACK FOOTPRINT
MODEL HAS DIFFERENT PIN ORIENTATION
THAN MAGJACK FOOTPRINT







BOM NOTE:
EMPTY EXCEPT FOR USB W/NO-LAN OPTION

**LAN CONNECTOR
DEFAULT GIGABIT**


MAGJACK	SPEED LED
10 MBPS	OFF
100 MBPS	GREEN
1000 MBPS	YELLOW

DESIGN NOTE:
USE CONNECTOR A74307-001 WITH KENAI
USE CONNECTOR A74314-001 WITH LAVON





CAD NOTE:
OVERLAPPING FOOTPRINTS
DO NOT CHANGE TO 402


STUFFING OPTIONS FOR LED ENABLING



DIFFERENTIAL PAIR TERMINATIONS





LED DECOUPLING
LED CAPS SHOULD BE PLACED NEXT TO CONNECTOR



DEFAULT AUDIO CODEC: AZALIA REALTEK

U9A1
ALC880



FACING BACK PANEL

PORT F ON FRONT PANEL

DESIGN NOTE:



AZALIA:
CMEDIA: CMI9880
REALTEK: ALC880,ALC860

AC97:
CMEDIA: CMI9762+,9780
REALTEK: ALC650,655,658,850, ALC202A

www.2itcn.com



运维技术网
www.yunweipc.com





DRAWING
D915PLWDL_FABA_SCH_1.60
Wed Apr 06 22:28:59 2005


AUDIO CODEC

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 60	REV 1.00
-----------------------	---------------------------	------------	-------------


CAD NOTE:
PLACE NEAR ICH PINS




BOM NOTE:
CHANGE TO 820PF
FOR SIGMATEL.




CAD NOTE:
PLACE NEAR EACH VREF PIN
VREF DECOUPLING




FRONT PANEL JACK SENSE NETWORK
NEED TO CHANGE TO 5K



BACK PANEL JACK SENSE NETWORK




VREF SUPPLY
CAD NOTE:
PLACE NEAR PIN 27




BOM NOTE:
CHANGE 10.0UF TO
EMPTY FOR SIGMATEL.


ANALOG SUPPLY
CAD NOTE:
PLACE NEAR PIN 25




ANALOG SUPPLY
CAD NOTE:
PLACE NEAR PIN 38



DIGITAL SUPPLY
CAD NOTE:
PLACE ONE NEAR
PINS 1, 3, 9




SUPPLY DECOUPLING



PC BEEP

DECOUPLING AND JACK SENSE



DRAWING
D915PLWDL_FABA.SCH_1.61
Thu Apr 07 09:23:42 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 61	REV 1.00
-----------------------	---------------------------	------------	-------------

D

C

B


A

D

C

B

A



CD IN ATAPI HEADER


SPDIF OUT

CD IN AND SPDIF

DRAWING D915PLWDL_FABA_SCH_1.62 Thu Apr 07 09:25:10 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 62	REV 1.00
--------------------	------------------------	---------	----------

NOTE: CHANGE J65A1 TO C52502-001 FOR 3 STACK



BACK PANEL PORTS

AUDIO BACK PANEL

DRAWING
D315PLWDL_FABA_SCH_1.63
Thu Apr 07 09:27:25 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 63	REV 1.00
-----------------------	---------------------------	------------	-------------

D

D

C


C

B

B

A

A




BOM NOTE:
 USE IPN 109717-755 FOR YELLOW HDR
 USE IPN 109717-205 FOR BLACK HDR

AC HEADER FRONT PANEL PORTS

DRAWING
 D915PLWDL_FABA_SCH_1.64
 Thu Apr 07 16:14:07 2005


INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 64	REV 1.00
-----------------------	---------------------------	------------	-------------

3 STACK 1




TERMINATION/PULL-UPS

FRONT PANEL



TERMINATION/PULL-UPS




VREF NETWORKS


DRAWING D315PLWDL_FABA_SCH_1.65 Thu Apr 07 09:30:05 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 65	REV 1.00
-----------------------	---------------------------	------------	-------------

PLACE IN TOP LEFT CORNER OF BOARD



PLACE NEAR TRIPLE STACK AUDIO CONNECTOR






DRAWING D915PLWDL_FABA_SCH_1.66 Thu Apr 07 09:31:17 2005

[PAGE_TITLE=AUDIO_VREG]

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 66	REV 1.00
--------------------	------------------------	---------	----------

BACK PANEL SLOT 3 PCI EXPRESS X1 SLOT 2

BOM NOTE:
USE C55845-001
FOR X1 CONN



[TITLE=PCIE_X1_CONN_2]

DRAWING
D915PLVWDL_FABA_SCH_1.67
Wed Apr 06 23:06:25 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 67	REV 1.00
-----------------------	---------------------------	------------	-------------

D

D

C

C

B

B

A

A

BLANK

DRAWING
D915PLWDL_FABA_SCH_1.68
Wed Apr 06 22:21:20 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 68	REV 1.00
-----------------------	---------------------------	------------	-------------

D

D

C

C

B

B

A


A

BLANK


DRAWING
D915PLVWL_FABA_SCH_1.69
Wed Apr 06 22:21:20 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 69	REV 1.00
-----------------------	---------------------------	------------	-------------

SECURITY: TPM (TRUSTED PLATFORM MODULE)



CAD NOTE:
 CK_P_33M_TPM SHOULD
 HAVE 20MIL SPACING
 P_PCIRST* SHOULD
 HAVE 20 MIL SPACING
 LAD<3..0> HAS 5 MIL
 SPACING BETWEEN OTHER LAD
 SIGNALS, BUT 10 MILS TO ALL
 OTHER SIGNALS.






[PAGE_TITLE=TPM (TRUSTED PLATFORM MODULE)]

DRAWING
 D315PLWDL_FABA_SCH_1.70
 Thu Apr 07 09:33:17 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 70	REV 1.00
-----------------------	----------------------------------	------------	-------------

BOM NOTE:
FOR M-SITES, USE
A36096-008 (.01UF, 0402)





[PAGE_TITLE=FIRMWARE HUB]

DRAWING D915PLWDL_FABA_SCH_1.72
Thu Apr 07 09:34:14 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 72	REV 1.00
-----------------------	----------------------------------	------------	-------------

D

D

C


C

B

B

A

A



PLACE NEAR DEVICE PINS 6,31,49,60,76,93,107

[PAGE_TITLE=PORT ANGELES (1 OF 2)]

DRAWING D315PLWDL_FABA_SCH_1.73 Thu Apr 07 16:29:22 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 73	REV 1.00
-----------------------	---------------------------	------------	-------------

D

C

B


A


D

C

B

A







[PAGE_TITLE=FDD CONN]

DRAWING D915PLWDL_FABA SCH_1.75 Thu Apr 07 09:39:25 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 75	REV 1.00
-----------------------	---------------------------	------------	-------------

COMPONENTS ARE DFM29



[PAGE_TITLE=PS/2 MOUSE DOUBLE-STACKED]

DRAWING D915PLWDL_FABA.SCH_1.76 Thu Apr 07 09:39:30 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 76	REV 1.00
-----------------------	---------------------------	------------	-------------

D

D

C


C

B

B

A

A





PLACE NEAR
LPT CONN

DRAWING
D915PLWDL_FABA_SCH_1.77
Thu Apr 07 09:39:34 2005



[PAGE_TITLE=LPT CONN]

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 77	REV 1.00
-----------------------	----------------------------------	------------	-------------

DO NOT USE NATIONAL OR GOLDSTAR PARTS OF THIS BASE P/N




PLACE NEAR CONNECTOR





DRAWING D915PLWDL_FABA.SCH_1.78 Thu Apr 07 09:46:55 2005

[PAGE_TITLE=SERIAL PORT A]		PAGE	REV
INTEL	DOCUMENT NUMBER	78	1.00
CONFIDENTIAL	D16704		

HECETA6 WILL BE EMPTY & "SATELLITE" HECETA WILL BE STUFFED IF PORT ANGELES 3.0 IS STUFFED



BOM NOTE:
 STUFF TO DISABLE NO-REBOOT OPTION AT
 POWER-UP (CONFIGURATION STRAPPING):
 VCC3



[PAGE_TITLE=SPEAKER_DIAGNOSTIC_LED]

D

C

B


A

D

C









B

A



INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 81	REV 1.00
-----------------------	---------------------------	------------	-------------

PB MOUNTING HOLES




A30094-001
LB6F1
LABEL



1500X150_TARGET

J11A2
MTG_HOLE



J11J1
MTG_HOLE



J11F1
MTG_HOLE



200956-001; "CE" MARK SHOULD BE COVERED WITH A BLANK LABEL UNTIL CERTIFIED
628492-001; "FCC" MARK SHOULD BE COVERED WITH A BLANK LABEL UNTIL CERTIFIED (SECONDARY SIDE)
622954-001; "C-TICK" MARK SHOULD BE COVERED WITH A BLANK LABEL UNTIL CERTIFIED

LB4F2
LABEL

'KOREAN CERT' SILKSCREEN COVERED UNTIL CERTIFIED




EMPTY

MAKE EMPTY ON BOM

LB3F1
LABEL


A19177-001
1375X250_TARGET




CHANGE TO PROJECT ISN ON BOM (MOD-FILE CHANGE): CXXXXX-001

LB4F1
LABEL

'INTEL-BRANCH'
MAKE EMPTY ON BOM



A19202-001
2000X250_LOGO



SMB_CLK/DATA_MAIN

SECURITY (TPM)
PORT ANGELES
LPC BUS LAI HEADER
CLOCK
DIMMS (2 TIMES)

SMB_CLK/DATA_RESUME

PCI (4 TIMES)
LAN
HECETA
PORT ANGELES
ICH
PCI-EXPRESS X16
PCI-EXPRESS X1 (2 TIMES)

[PAGE_TITLE=MTG_HOLES/LABELS/SMBUS_MAP]

DRAWING
D315PLWDL_FABA_SCH_1.82
Thu Apr 07 17:53:41 2005

INTEL
CONFIDENTIAL

DOCUMENT NUMBER
D16704

PAGE
82
REV
1.00

D

C

B

A

D

C


B

A

BOM NOTE:
STUFF FOR 3-PIN
CONTROLLED FAN

BOM NOTE:
STUFF FOR 4-PIN FAN
OR 3-PIN ALWAYS ON


CPU ALWAYS-ON FAN
(PLACE BELOW/RIGHT CPU SOCKET)




BOM NOTE:
ALWAYS STUFF.
FOR HECETA6 SMBUS
ADDRESS

NOTE: NEVER STUFF


REAR CHASSIS FAN
(PLACE ABOVE/RIGHT CPU SOCKET)




FRONT CHASSIS FAN
(PLACE LOWER LEFT CORNER OF PLATFORM)



REAR CHASSIS FAN#2 ATX



OPTIONAL ATX FAN



FAN CONTROL

DRAWING
D915PLWDL_FABA_SCH_1.83
Fri Apr 08 00:36:11 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 83	REV 1.00
-----------------------	---------------------------	------------	-------------

[PAGE_TITLE=FAN CONTROL]

MODIFY THIS PAGE TO REFLECT APPROPRIATE SIGNALS

MCH

- X.X (VCCP)
- 1.5 CORE
- 2.5 SM
- 2.5 STBY

ICH

- 3.3 (VCC3)
- 1.5 CORE
- 2.5 STBY
- 5.0 STBY

CK-410

- 3.3 (VCC3)

HEC6

- 3.3 STBY (VCC3 STBY)
- 5.0 (VCC)
- 12
- X.X (VCCP)
- 1.5 (CORE)

SIO

- 3.3 (VCC3)
- 5.0 (VCC)
- 3.3 STBY (VCC3 STBY)

GLUECHIP

- 3.3 STBY (VCC3_STBY)
- 3.3 STBY (VCC3_STBY)
- 5.0 STBY (VCC STBY)

KINNERETH +

- 3.3 STBY (VCC3_STBY)

FWH

- 3.3 (VCC3)

VREG_12V_FILTERED (+12V FILTERED FROM 12V POWER-SUPPLY)
 VCCP (VTT, FOR NWD 1.29 - 1.45V)
 V_1P25_MEMVTT (1.25V DERIVED FROM V_2.5)
 V_2P5_SM (2.5V DERIVED FROM VCC)
 VREG_USB_BP_LEFT (5.0 FROM VCC OR 5.0-STANDBY)
 VREG_USB_BP_RIGHT (5.0 FROM VCC OR 5.0-STANDBY)
 VREG_PS2 (5.0 FROM VCCC OR 5.0-STANDBY)
 USB_FNT_PWR (5.0 FROM VCC OR 5.0-STANDBY)
 USB_CNR_PWR (5.0 FROM VCC OR 5.0-STANDBY)
 V_3P3_PCI_VAUX (3.3V OR 3.3-STANDBY SOURCE)
 V_3P3_STBY (3.3V DERIVED FROM 5.0-STANDBY)
 V_5P0_STBY (5.0V FROM POWER-SUPPLY)
 V_BAT_VREG_R_CR (3.0V FROM THE BATTERY)
 V_3P0_BAT_VREG (~3.0V FROM THE BATTERY THROUGH A DIODE)
 +12V (PLUS 12V FROM POWER-SUPPLY)
 -12V (MINUS 12V FROM POWER-SUPPLY)
 VCC3 (3.3V FROM POWER-SUPPLY)
 VCC (5.0V FROM POWER-SUPPLY)

V_1P5_CORE (NOT CONNECTED)
 V_1P25_MEMVTT_B (NOT CONNECTED)
 V_1P3_NOMINAL (NOT CONNECTED)
 V_1P5_AGP (DERIVED FROM 1.5V CORE) (NOT CONNECTED)
 V_12VREG (NOT CONNECTED)
 V_AGP_VDDQ (DERIVED FROM 1.5V CORE) (NOT CONNECTED)

[PAGE_TITLE=VREG: VOLTAGE DISTRIBUTION]

DRAWING
 D915PLWDTL_FABA_SCH_1.84
 Wed Apr 06 22:21:23 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 84	REV 1.00
-----------------------	---------------------------	------------	-------------

D

C

B


A

D

C

B

A



PLACE + NODE NEAR HIGH-FET DRAIN
PLACE - GND SIDE CLOSE TO LOW-FET GND
MAY NEED TO CHANGE TO 2200UF 10V (A65154-009)

CAD NOTE:
PLACE CLOSE TO FET
C5J1 10.0UF
10% 20% 10V Y5V 1206

PLACE NEAR CONTROLLER VCC
C5J7 1uF 20% 50V X7R 603
C5J8 4.7uF 20% 50V X7R 603

EMPTY ALL FOR APW & RT
R5J1 15K 5% 603
C5J3 680PF 20% 50V X7R 603
C5J2 470PF 5% 50V X7R 603

IRU3037/A (IR)
RT9209/A (RICHTEK)
APW7037/A (ANPEC)
HAVE SAME FOOTPRINT AND PINOUT
A: 400KHZ, VFB=0.8V
STD: 200KHZ, VFB=1.25V
DEFAULT STUFFING: IRU3037A

KEEP THIS 0603 AND X7R
C5J4 10.0UF 10% 16V X7R 603

L6J1 1uH
A83634-001 15A PART
R6J2 2.2 OHM 5% 805
C6J2 470PF 20% 50V X7R 603
PLACE THESE 3 NEAR EACH OTHER

V_SM OUT
THERE ARE SIX 470UF CAPS ON PAGE 24
C6J1 1000UF 20% 10V ALUM TH *A65154-001*
C7H7 47UF 20% 25V 805
C7H9 1uF 20% 25V 805
C1H1 580.0UF 47V EMPTY RDL

BOM NOTE: STUFF THIS WHEN USE USB AT 825 GIVES .8V REF AND 1.817V 287 GIVES 1.25V REF AND 1.803V OUTPUT
Q5J2 MMBT3906 EMPTY
R5J6 1K 1% 402 EMPTY
SLP_S4*






MEMORY OVER-VOLTAGE CONTROL
Q4J1 MBT3906DUAL
R4J5 20K 5% 402
R4J4 10K 5% 402
R4J4 10K 5% 402
R5J4 1K 5% 402
R5J2 649 1% 603
R4J6 1K 5% 402
R5J5 805 CH
R5J3 1A 603
ICH_GPO20
ICH_GPO21
ICH_GPO20_R
ICH_GPO21_R
ICH_GPO20_SW4
ICH_GPO20_SW1

USE FOR ADDITIONAL COMPENSATION
R4J2 1A 1.5VDUAL_FILTERED_RR
C4J7 1uF 10% 16V 603


CORE PAGE

DRAWING D315PLWDL_FABA_SCH_1.85 Thu Apr 07 09:46:49 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 85	REV 1.00
--------------------	------------------------	---------	----------




[PAGE_TITLE=STANDARD POWER CONNECTOR]



[PAGE_TITLE=VREG: FSB VTT]

DRAWING D915PLWDL_FABA_SCH_1.87 Thu Apr 07 00:17:11 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 87	REV 1.00
--------------------	------------------------	---------	----------



[PAGE_TITLE=VREG 2P5 MCH

DRAWING
D915PLWDL_FABA_SCH_1.88
Thu Apr 07 00:17:44 2005



INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 88	REV 1.00
-----------------------	----------------------------------	------------	-------------

SM_VTT REGULATION

$\frac{1}{2} V_{SM}$

THIS KEEPS VTT OFF UNTIL NFET IS ACTIVE, OTHERWISE WHEN COMING OUT OF S3 12V WILL RAMP AND THIS RAIL WILL TURN ON WHILE PFET IS STILL ON

5VDUAL_SW_N IS THE SAME SIGNAL THAT CONTROLS THE NFET AND PFET SWITCHOVER FOR THE 5VDUAL RAIL



CAD NOTE:
MAXIMIZE SHAPE CONNECTING VCNTL PIN ON TOP LAYER MAX VIAS

CAD NOTE:
NO TRACES UNDER PART MAY NEED GROUND PLANE

**U7H1
RT9173C**

REFEN 10 VIN 1
VOUT 4
VCNTL 5 GND 2
GND=9 IC 2

CAD NOTE:
MAXIMIZE GROUND PLANE ON PIN 2 W/ VIAS FOR THERMAL RELIEF

CAD NOTE:
PLACE NEAR VCNTL PIN

CAD NOTE:
KEEP CLOSE TO FET OUTPUT





V_SM_VTT

CORE PAGE



DRAWING
D915PLWDL_FABA.SCH_1.89
Thu Apr 07 00:17:16 2005

[PAGE_TITLE=VREG_SM_VTT]


INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 89	REV 1.00
-----------------------	----------------------------------	------------	-------------



CORE PAGE





[PAGE_TITLE=PCI VAUX]




NOTES:

USB/PS2WAKE	A	B
S3 ONLY	STUFF	EMPTY
S3, S4, S5	EMPTY	STUFF



DRAWING D915PLWDL_FABA.SCH.1.90 Thu Apr 07 00:17:21 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 90	REV 1.00
--------------------	------------------------	---------	----------



[PAGE_TITLE=USB_BP_RIGHT/LEFT PS2]

DRAWING D915PLWDL_FABA_SCH_1.91 Thu Apr 07 00:17:31 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 91	REV 1.00
-----------------------	---------------------------	------------	-------------

D

D

C


C

B

B

A

A






CORE PAGE

DRAWING
D915PLWDL_FABA_SCH_1.92
Thu Apr 07 00:17:49 2005




[PAGE_TITLE=3.3V STANDBY]

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 92	REV 1.00
-----------------------	---------------------------	------------	-------------

STITCHING CAPS



V_3P3_STBYIG



FOR HBL_66 TRANSITION



CORE PAGE

ROOM=DCPL_BULK BOM=VREG_DCPL_BULK

DRAWING D915PLWDL_FABA_SCH_1.93 Thu Apr 07 00:17:35 2005

[PAGE_TITLE=VREG_DCPL_BULK]

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 93	REV 1.00
--------------------	------------------------	---------	----------



BOM NOTE:
MOD FILE CHANGE TO
USE IPN C58707-001


NOTE: .1 INCH COPPER ON
DRAIN AND SOURCE

CORE PAGE

DRAWING
D915PLWDL_FABA.SCH_1.94
Thu Apr 07 11:31:29 2005

[PAGE_TITLE=5VDUAL/USB_BP_MID]

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 94	REV 1.00
-----------------------	---------------------------	------------	-------------



CORE PAGE



DRAWING D915PLWDL_FABA_SCH_1.95 Thu Apr 07 11:50:07 2005

INTEL CONFIDENTIAL

DOCUMENT NUMBER D16704

PAGE 95 REV 1.00

BOM NOTE: Q1D1 Q4B4
PRIMARY C99215-001
SECONDARY C87580-001





CORE PAGE

DRAWING D315PLWDL_FABA_SCH_1.96
Thu Apr 07 20:49:18 2005

[PAGE_TITLE=VCCP VREG]	DOCUMENT NUMBER	PAGE	REV
INTEL	D16704	96	1.00
CONFIDENTIAL			

BOM NOTES: Q2B1 Q1B2
PRIMARY C9215-001
ALTERNATE C87580-001



CORE PAGE


DRAWING D915PLWDL_FABA_SCH_1.97
Thu Apr 07 20:48:33 2005

[PAGE_TITLE=VCCP VREG]

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 97	REV 1.00
-----------------------	---------------------------	------------	-------------

CAD NOTE: PLACE AS MANY 1206 CAPACITORS AS POSSIBLE WITHIN CPU CAVITY



644066-024



PLACEMENT NOTE FOR 1206:
PLACE 18 INSIDE CPU SOCKET (STUFF ALL)

CAD NOTE:
PLACE ON TOP (NORTH SIDE) OF SOCKET

CAD NOTE:
PLACE ON EAST SIDE OF SOCKET



[PAGE_TITLE=VCCP VREG DECOUPLING]

D

C

B


A

99

C

B

A



NOTE
STUFF 10K RESISTOR
IF HECETA IS LMS6000

NOTE:
STUFF 10K RESISTOR
IF HECETA IS LMS6000
HW_WARNING

DRAWING
D915PLWDL_FABA_SCH_1.99
Thu Apr 07 11:26:54 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 99	REV 1.00
-----------------------	---------------------------	------------	-------------

D

D

C


C

B

B

A

A





[PAGE_TITLE=DMI LAI PORT]

CORE PAGE

DMI = DIRECT MEDIA INTERFACE


DRAWING D915PLWDL_FABA_SCH_1.100 Wed Apr 06 22:21:25 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 100	REV 1.00
--------------------	------------------------	----------	----------



CAD NOTES:
 XTG ROUTING RULES:
 NOA MATCH LENGTHS WITHIN 50PS *
 BPM MATCH LENGTHS WITHIN 50PS *
 IDEALLY INCLUDE PACKAGE LENGTHS
 NO LENGTH GUIDELINES FOR TCK,
 TDI, TDO, TRST, TMS

CAD NOTES:
 PLACE BPM TERMINATION NEAR CONNECTOR
 PLACE TCK/TDI TERMINATION NEAR CPU
 WITHIN 1.5" OF CPU, IDEALLY NEXT TO IT.
 PLACE TDO TERMINATION NEAR CONNECTOR
 PLACE TRST* TERMINATION ANYWHERE ON ROUTE



XDP

D

C

B




A

D

C

B


A










CORE PAGE

5V_FILTERED_MCH

CAD NOTE:
PLACE CLOSE TO FET




+12V



NEAR EACH OTHER
PLACE THESE 3



562 GIVES .8V REF
AND 1.509V

133 GIVES 1.25V REF
AND 1.51V OUTPUT



DRAWING
D915PLWDL_FABA_SCH_1.102
Thu Apr 07 17:12:13 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 102	REV 1.00
-----------------------	---------------------------	-------------	-------------







[PAGE_TITLE=THERMAL THROTTLE AND PASSIVE BLEED]

DRAWING
D915PLWDL_FABA.SCH_1.103
Thu Apr 07 01:00:02 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 103	REV 1.00
-----------------------	----------------------------------	-------------	-------------

TEST SITE



DRAWING
D915PLWDL_FABA_SCH_1.104
Thu Apr 07 00:58:44 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 104	REV 1.00
-----------------------	---------------------------	-------------	-------------

D

D

C

C

B

B

A

A

BLANK

[PAGE_TITLE=1394A]

DRAWING
D915PLWDL_FABA.SCH_1.105
Wed Apr 06 22:21:26 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER D16704	PAGE 105	REV 1.00
-----------------------	---------------------------	-------------	-------------

D

D

C

C

B

B

A

A

BLANK

DRAWING
D915PLWDL FABR SCH_1.106
Wed Apr 06 22:21:26 2005

INTEL CONFIDENTIAL	DOCUMENT NUMBER	PAGE 106	REV 1.00
-----------------------	-----------------	-------------	-------------