# Distributed Computing

# WILEY SERIES ON PARALLEL AND DISTRIBUTED COMPUTING

Editor: Albert Y. Zomaya

A complete list of titles in this series appears at the end of this volume.

# Distributed Computing

# Fundamentals, Simulations and Advanced Topics

Second Edition

Hagit Attiya Jennifer Welch



A JOHN WILEY & SONS, INC., PUBLICATION

This text is printed on acid-free paper. (3)

Copyright © 2004 by John Wiley & Sons, Inc. All rights reserved.

Published by John Wiley & Sons, Inc., Hoboken, New Jersey. Published simultaneously in Canada.

No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, recording, scanning, or otherwise, except as permitted under Section 107 or 108 of the 1976 United States Copyright Act, without either the prior written permission of the Publisher, or authorization through payment of the appropriate per-copy fee to the Copyright Clearance Center, Inc., 222 Rosewood Drive, Danvers, MA 01923, (978) 750-8400, fax (978) 646-8600, or on the web at www.copyright.com. Requests to the Publisher for permission should be addressed to the Permissions Department, John Wiley & Sons, Inc., 111 River Street, Hoboken, NJ 07030, (201) 748-6011, fax (201) 748-6008.

Limit of Liability/Disclaimer of Warranty: While the publisher and author have used their best efforts in preparing this book, they make no representations or warranties with respect to the accuracy or completeness of the contents of this book and specifically disclaim any implied warranties of merchantability or fitness for a particular purpose. No warranty may be created or extended by sales representatives or written sales materials. The advice and strategies contained herein may not be suitable for your situation. You should consult with a professional where appropriate. Neither the publisher nor author shall be liable for any loss of profit or any other commercial damages, including but not limited to special, incidental, consequential, or other damages.

For general information on our other products and services please contact our Customer Care Department within the U.S. at 877-762-2974, outside the U.S. at 317-572-3993 or fax 317-572-4002.

Wiley also publishes its books in a variety of electronic formats. Some content that appears in print, however, may not be available in electronic format.

Library of Congress Cataloging-in-Publication Data is available.

ISBN 0-471-45324-2

Printed in the United States of America.

10 9 8 7 6 5 4 3 2 1

# Preface

The explosive growth of distributed computing systems makes understanding them imperative. Yet achieving such understanding is notoriously difficult, because of the uncertainties introduced by asynchrony, limited local knowledge, and partial failures. The field of distributed computing provides the theoretical underpinning for the design and analysis of many distributed systems: from wide-area communication networks, through local-area clusters of workstations to shared-memory multiprocessors.

This book aims to provide a coherent view of the theory of distributed computing, highlighting common themes and basic techniques. It introduces the reader to the fundamental issues underlying the design of distributed systems—communication, coordination, synchronization, and uncertainty—and to the fundamental algorithmic ideas and lower bound techniques. Mastering these techniques will help the reader design correct distributed applications.

This book covers the main elements of the theory of distributed computing, in a unifying approach that emphasizes the similarities between different models and explains inherent discrepancies between them. The book presents up-to-date results in a precise, and detailed, yet accessible manner. The emphasis is on fundamental ideas, not optimizations. More difficult results are typically presented as a series of increasingly complex solutions. The exposition highlights techniques and results that are applicable in several places throughout the text. This approach exposes the inherent similarities in solutions to seemingly diverse problems.

The text contains many accompanying figures and examples. A set of exercises, ranging in difficulty, accompany each chapter. The notes at the end of each chapter

provide a bibliographic history of the ideas and discuss their practical applications in existing systems.

Distributed Computing is intended as a textbook for graduate students and advanced undergraduates and as a reference for researchers and professionals. It should be useful to anyone interested in learning fundamental principles concerning how to make distributed systems work, and why they sometimes fail to work. The expected prerequisite knowledge is equivalent to an undergraduate course in analysis of (sequential) algorithms. Knowledge of distributed systems is helpful for appreciating the applications of the results, but it is not necessary.

This book presents the major models of distributed computing, varying by the mode of communication (message passing and shared memory), by the synchrony assumptions (synchronous, asynchronous, and clocked), and by the failure type (crash and Byzantine). The relationships between the various models are demonstrated by simulations showing that algorithms designed for one model can be run in another model. The book covers a variety of problem domains within the models, including leader election, mutual exclusion, consensus, and clock synchronization. It presents several recent developments, including fast mutual exclusion algorithms, queue locks, distributed shared memory, the wait-free hierarchy, and failure detectors.

Part I of the book introduces the major issues—message passing and shared memory communication, synchronous and asynchronous timing models, failures, proofs of correctness, and lower bounds—in the context of three canonical problems: leader election, mutual exclusion, and consensus. It also presents the key notions of causality of events and clock synchronization.


Part II addresses the central theme of simulation between models of distributed computing. It consists of a series of such simulations and their applications, including more powerful interprocess communication from less powerful interprocess communication, shared memory from message passing, more synchrony from less synchrony, and more benign kinds of faults from less benign kinds of faults.

Part III samples advanced topics that have been the focus of recent research, including randomization, the wait-free hierarchy, asynchronous solvability, and failure detectors.

An introductory course based in this book could cover Chapters 2 through 10, omitting Section 10.3. A more theoretical course could cover Chapters 2, 3, 4, 5, Section 14.3, and Chapters 10, 15, 11 and 17. Other courses based on this book are possible; consider the chapter dependencies on the next page. The book could also be used as a supplemental text in a more practically oriented course, to flesh out the treatment of logical and vector clocks (Chapter 6), clock synchronization (Chapters 6 and 13), fault tolerance (Chapters 5 and 8), distributed shared memory (Chapter 9), and failure detectors (Chapter 17).

Changes in the second edition: We have made the following changes:

We added a new chapter (Chapter 17) on failure detectors and their application
to solving consensus in asynchronous systems and deleted two chapters, those
on bounded timestamps (formerly Chapter 16) and sparse network covers
(formerly Chapter 18).



Chapter dependencies.

- We added new material to the existing chapters on fast mutual exclusion and queue locks (Chapter 4), practical clock synchronization (Chapters 6 and 13), and the processor lower bound for simulating shared memory with message passing (Chapter 10).
- We corrected errors and improved the presentation throughout. Improvements
  include a simpler proof of the round lower bound for consensus (Chapter 5)
  and a simpler randomized consensus algorithm in Chapter 14.

Acknowledgments for the first edition: Many people contributed to our view of distributed computing in general, and to this book in particular. Danny Dolev and Nancy Lynch introduced us to this subject area. Fred Schneider provided moral support in continuing the book and ideas for organization. Oded Goldreich and Marc Snir inspired a general scientific attitude.

Our graduate students helped in the development of the book. At the Technion, Ophir Rachman contributed to the lecture notes written in 1993–94, which were the origin of this book. Jennifer Walter read many versions of the book very carefully

at TAMU, as did Leonid Fouren, who was the teaching assistant for the class at the Technion.

The students in our classes suffered through confusing versions of the material and provided a lot of feedback; in particular, we thank Eyal Dagan, Eli Stein (Technion, Spring 1993), Saad Biaz, Utkarsh Dhond, Ravishankar Iyer, Peter Nuernberg, Jingyu Zhang (TAMU, Fall 1996), Alla Gorbach, Noam Rinetskey, Asaf Shatil, and Ronit Teplixke (Technion, Fall 1997).

Technical discussions with Yehuda Afek, Brian Coan, Eli Gafni, and Maurice Herlihy helped us a lot. Several people contributed to specific chapters (in alphabetic order): Jim Anderson (Chapter 4), Rida Bazzi (Chapter 12), Ran Cannetti (Chapter 14), Soma Chaudhuri (Chapter 3), Shlomi Dolev (Chapters 2 and 3), Roy Friedman (Chapters 8 and 9), Sibsankar Haldar (Chapters 10), Martha Kosa (Chapter 9), Eyal Kushilevitz (Chapter 14), Dahlia Malkhi (Chapter 8), Mark Moir (Chapter 4), Gil Neiger (Chapter 5), Boaz Patt-Shamir (Chapters 6, 7 and 11), Sergio Rajsbaum (Chapter 6), and Krishnamurthy Vidyasankar (Chapters 10).

Acknowledgments for the second edition: We appreciate the time that many people spent using the first edition and giving us feedback. We benefited from many of Eli Gafni's ideas. Panagiota Fatourou provided us with a thoughtful review. Evelyn Pierce carefully read Chapter 10. We received error reports and suggestions from Uri Abraham, James Aspnes, Soma Chaudhuri, Jian Chen, Lucia Dale, Faith Fich, Roy Friedman, Mark Handy, Maurice Herlihy, Ted Herman, Lisa Higham, Iyad Kanj, Idit Keidar, Neeraj Koul, Ajay Kshemkalyani, Marios Mavronicolas, Erich Mikk, Krzysztof Parzyszej, Antonio Romano, Eric Ruppert, Cheng Shao, T.N. Srikanta, Jennifer Walter, and Jian Xu.

Several people affiliated with John Wiley & Sons deserve our thanks. We are grateful to Albert Zomaya, the editor-in-chief of the Wiley Series on Parallel and Distributed Computing for his support. Our editor Val Moliere and program coordinator Kirsten Rohstedt answered our questions and helped keep us on track.

Writing this book was a long project, and we could not have lasted without the love and support of our families. Hagit thanks Osnat, Rotem and Eyal, and her parents. Jennifer thanks George, Glenn, Sam, and her parents.

The following web site contains supplementary material relating to this book, including pointers to courses using the book and information on exercise solutions and lecture notes for a sample course:

http://www.cs.technion.ac.il/~hagit/DC/

Dedicated to our parents:

Malka and David Attiya
Judith and Ernest Lundelius

# **Contents**

1	Intro	oduction	I
	1.1	Distributed Systems	1
	1.2	Theory of Distributed Computing	2
	1.3	Overview	3
	1.4	Relationship of Theory to Practice	4
Pa	rt I	Fundamentals	
2	Basi	c Algorithms in Message-Passing Systems	9
	2.1	Formal Models for Message Passing Systems	9
		2.1.1 Systems	9
		2.1.2 Complexity Measures	13
		2.1.3 Pseudocode Conventions	14
	2.2	Broadcast and Convergecast on a Spanning Tree	15
	2.3	Flooding and Building a Spanning Tree	19
	2.4	Constructing a Depth-First Search Spanning Tree for	
		a Specified Root	23
	2.5	Constructing a Depth-First Search Spanning Tree	
		without a Specified Root	25
			ix

### x CONTENTS

3	Lead	der Elec	ction in Rings	31	
-	3.1	The L	eader Election Problem	31	
	3.2	Anony	ymous Rings	32	
	3.3	Async	chronous Rings	34	
		3.3.1	$An O(n^2) Algorithm$	34	
		3.3.2	$An \ O(n \log n) \ Algorithm$	35	
		3.3.3	An $\Omega(n \log n)$ Lower Bound	38	
	3.4	Synch	ronous Rings	42	
		3.4.1	$An O(n) \ Upper \ Bound$	43	
		3.4.2	An $\Omega(n \log n)$ Lower Bound for Restricted Algorithms	48	
4	Mut	ual Excl	lusion in Shared Memory	59	
	4.1	Forme	al Model for Shared Memory Systems	60	
		<i>4</i> .1.1	Systems	60	
		4.1.2	Complexity Measures	62	
		4.1.3	Pseudocode Conventions	62	
	4.2				
	4.3	4.3 Mutual Exclusion Using Powerful Primitives			
		<i>4.3.1</i>	Binary Test&Set Registers	65	
		4.3.2	Read-Modify-Write Registers	66	
		4.3.3	Lower Bound on the Number of Memory States	69	
	4.4	Mutud	al Exclusion Using Read/Write Registers	71	
		4.4.1	The Bakery Algorithm	71	
		4.4.2	A Bounded Mutual Exclusion Algorithm for Two Processors	<i>73</i>	
		4.4.3	A Bounded Mutual Exclusion Algorithm for $n$ Processors	77	
		4.4.4	Lower Bound on the Number of Read/Write Registers	80	
		4.4.5	Fast Mutual Exclusion	84	
5	Fault-Tolerant Consensus				
	5.1		ronous Systems with Crash Failures	92	
		5.1.1	Formal Model	92	
		5.1.2	The Consensus Problem	93	
		5.1.3	A Simple Algorithm	93	
		5.1.4	Lower Bound on the Number of Rounds	95	
	5.2	Synchronous Systems with Byzantine Failures			

		5.2.1	Formal Model	100
		5.2.2	The Consensus Problem Revisited	100
		5.2.3	Lower Bound on the Ratio of Faulty Processors	101
		5.2.4	· · · · · · · · · · · · · · · · · · ·	103
		5.2.5	A Polynomial Algorithm	106
	5.3	Impos	ssibility in Asynchronous Systems	108
		5.3.1	Shared Memory—The Wait-Free Case	109
		5.3.2	Shared Memory—The General Case	111
		5.3.3	Message Passing	119
6	Саи	sality ar	nd Time	125
	6.1	-	uring Causality	126
		6.1.1	The Happens-Before Relation	126
		6.1.2	Logical Clocks	128
		6.1.3	Vector Clocks	129
		6.1.4	Shared Memory Systems	133
	6.2	Exam	ples of Using Causality	133
		6.2.1	Consistent Cuts	134
		6.2.2	A Limitation of the Happens-Before Relation:	105
	<i>(</i> )	C11	The Session Problem	137
	6.3		Synchronization	140
		6.3.1	8 2	140
		6.3.2	<b>→</b> -	143
		6.3.3		144
		6.3.4	11	146
		6.3.5 6.3.6	A Lower Bound Practical Clock Synchronization: Estimating Clock Differences	148 149
Pa	ırt II	Simula	etions	
7	A Fa	ormal M	odel for Simulations	157
	7.1		em Specifications	157
	7.2	Comn	nunication Systems	158
		7.2.1	Asynchronous Point-to-Point Message Passing	159
		7.2.2	Asynchronous Broadcast	159
	7.3	Proce	sses	160
	7.4	Admis	ssihility	163

### xii CONTENTS

	7.5	Simul	ations	164	
	7.6	Pseud	locode Conventions	165	
8	Broadcast and Multicast				
	8.1	Specification of Broadcast Services			
		8.1.1	The Basic Service Specification	168	
		8.1.2	Broadcast Service Qualities	169	
	8.2	Imple	menting a Broadcast Service	171	
		8.2.1	Basic Broadcast Service	172	
		8.2.2	Single-Source FIFO Ordering	172	
		8.2.3	Totally Ordered Broadcast	172	
		8.2.4	Causality	175	
		8.2.5	Reliability	177	
	8.3	Multic	cast in Groups	179	
		8.3.1	Specification	180	
		8.3.2	Implementation	181	
	8.4	An Ap	plication: Replication	183	
		8.4.1	Replicated Database	183	
		8.4.2	The State Machine Approach	183	
9	Disti	ributed .	Shared Memory	189	
	9.1 Linearizable Shared Memory			190	
	9.2	Sequentially Consistent Shared Memory			
	9.3	_	· · · · · · · · · · · · · · · · · · ·	193	
		9.3.1	Linearizability	193	
		9.3.2	·	194	
	9.4	Lower	Bounds	198	
		9.4.1	Adding Time and Clocks to the Layered Model	198	
			Sequential Consistency	199	
		9.4.3	Linearizability	199	
10	Fault-Tolerant Simulations of Read/Write Objects				
		Fault-Tolerant Simulations of Read/Write Objects 10.1 Fault-Tolerant Shared Memory Simulations			
			e Read/Write Register Simulations	209	
		10.2.1	<del>-</del>	210	
			Multi-Reader from Single-Reader	215	
			Multi-Writer from Single-Writer	219	
	10.3		c Snapshot Objects	222	

			CONTENTS	xiii
		10.3.1	Handshaking Procedures	223
			A Bounded Memory Simulation	225
	10.4		ting Shared Registers in Message-Passing	229
11	Simu	lating S	ynchrony	239
	11.1	Synchr	onous Message-Passing Specification	240
	11.2	Simula	ating Synchronous Processors	241
	11.3	Simula	ating Synchronous Processors and Synchronous	
			unication	243
			A Simple Synchronizer	243
		11.3.2	Application: Constructing a Breadth-First	
			Search Tree	247
	11.4	Local 1	vs. Global Simulations	247
12	Impre	oving th	e Fault Tolerance of Algorithms	251
	12.1	Overvi	iew	251
	12.2	Modelı Failure	ing Synchronous Processors and Byzantine	253
	12.3		tting Identical Byzantine Failures on Top of in	255
		-	Definition of Identical Byzantine	255
		12.3.2		256
	12.4	Simula	ting Omission Failures on Top of Identical	
			ine Failures	258
		12.4.1	Definition of Omission	259
		12.4.2	Simulating Omission	259
	12.5	Simula	ting Crash Failures on Top of Omission Failures	264
		12.5.1	Definition of Crash	264
		12.5.2	Simulating Crash	265
	12.6		ation: Consensus in the Presence of Byzantine	
		Failure	<i>28</i>	268
	12.7	Asynch Failure	ronous Identical Byzantine on Top of Byzantine	269
		12.7.1	Definition of Asynchronous Identical	
			Byzantine	269
		12.7.2	Definition of Asynchronous Byzantine	270
		12.7.3	Simulating Asynchronous Identical Byzantine	270
13	Fault	-Toleran	nt Clock Synchronization	277

### xiv CONTENTS

	13.1	Proble	em Definition	277
	13.2	The Ro	atio of Faulty Processors	279
	13.3	A Clo	ck Synchronization Algorithm	284
		13.3.1	Timing Failures	284
		13.3.2	Byzantine Failures	290
	13.4	Practi	cal Clock Synchronization: Identifying Faulty	
		Clocks		291
Par	rt III	Advan	ced Topics	
14	Rana	lomizati	on	297
	14.1	Leade	r Election: A Case Study	297
		14.1.1	Weakening the Problem Definition	297
		14.1.2	Synchronous One-Shot Algorithm	299
		14.1.3	Synchronous Iterated Algorithm and	
			Expectation	300
			Asynchronous Systems and Adversaries	302
			Impossibility of Uniform Algorithms	303
			Summary of Probabilistic Definitions	303
			l Exclusion with Small Shared Variables	305
	14.3	Conse		308
			The General Algorithm Scheme	309
			A Common Coin with Constant Bias	314
			Tolerating Byzantine Failures	315
		14.3.4	Shared Memory Systems	316
15			mulations of Arbitrary Objects	321
		_	ole: A FIFO Queue	322
			ait-Free Hierarchy	326
	15.3	Univer	•	327
		<i>15.3.1</i>	A Nonblocking Simulation Using	
		15.2.2	Compare&Swap	328
		15.3.2	A Nonblocking Algorithm Using Consensus Objects	329
		15.3.3	A Wait-Free Algorithm Using Consensus Objects	
		1521	Bounding the Memory Requirements	332
				335
		13.3.3	Handling Nondeterminism	<i>337</i>

	CONTEN	15 XV
15.3	3.6 Employing Randomized Consensus	338
16 Problems	Solvable in Asynchronous Systems	343
16.1 k-S	et Consensus	344
16.2 App	proximate Agreement	352
16.2	2.1 Known Input Range	352
16.2	2.2 Unknown Input Range	354
16.3 Ren	naming	356
<i>16.3</i>	3.1 The Wait-Free Case	357
<i>16.</i> 3	3.2 The General Case	359
<i>16.3</i>	3.3 Long-Lived Renaming	360
16.4 k-E	Exclusion and k-Assignment	361
<i>16.4</i>	4.1 An Algorithm for k-Exclusion	362
16.4	1.2 An Algorithm for k-Assignment	364
17 Solving C	Consensus in Eventually Stable Systems	369
17.1 Pre	serving Safety in Shared Memory Systems	370
17.2 Fai	lure Detectors	372
17.3 Sol	ving Consensus using Failure Detectors	373
<i>17.3</i>	3.1 Solving Consensus with S	373
<i>17.3</i>	3.2 Solving Consensus with S	375
<i>17.3</i>	3.3 Solving Consensus with $\Omega$	376
17.4 Imp	plementing Failure Detectors	377
17.5 Sta	te Machine Replication with Failure Detectors	377
References		381
Index		401

Copyright © 2004 John Wiley & Sons, Inc. ISBN: 0-471-45324-2

# Introduction

This chapter describes the subject area of the book, explains the approach taken, and provides an overview of the contents.

### 1.1 DISTRIBUTED SYSTEMS

A distributed system is a collection of individual computing devices that can communicate with each other. This very general definition encompasses a wide range of modern-day computer systems, ranging from a VLSI chip, to a tightly-coupled shared memory multiprocessor, to a local-area cluster of workstations, to the Internet. This book focuses on systems at the more loosely coupled end of this spectrum. In broad terms, the goal of parallel processing is to employ all processors to perform one large task. In contrast, each processor in a distributed system generally has its own semiindependent agenda, but for various reasons, including sharing of resources, availability, and fault tolerance, processors need to coordinate their actions.

Distributed systems are ubiquitous today throughout business, academia, government, and the home. Typically they provide means to share resources, for instance, special purpose equipment such as color printers or scanners, and to share data, crucial for our information-based economy. Peer-to-peer computing is a paradigm for distributed systems that is becoming increasingly popular for providing computing resources and services. More ambitious distributed systems attempt to provide improved performance by attacking subproblems in parallel, and to provide improved availability in case of failures of some components.

### 2 INTRODUCTION

Although distributed computer systems are highly desirable, putting together a properly functioning system is notoriously difficult. Some of the difficulties are pragmatic, for instance, the presence of heterogeneous hardware and software and the lack of adherence to standards. More fundamental difficulties are introduced by three factors: asynchrony, limited local knowledge, and failures. The term asynchrony means that the absolute and even relative times at which events take place cannot always be known precisely. Because each computing entity can only be aware of information that it acquires, it has only a local view of the global situation. Computing entities can fail independently, leaving some components operational while others are not.

The explosive growth of distributed systems makes it imperative to understand how to overcome these difficulties. As we discuss next, the field of distributed computing provides the theoretical underpinning for the design and analysis of many distributed systems.

### 1.2 THEORY OF DISTRIBUTED COMPUTING

The study of algorithms for sequential computers has been a highly successful endeavor. It has generated a common framework for specifying algorithms and comparing their performance, better algorithms for problems of practical importance, and an understanding of inherent limitations (for instance, lower bounds on the running time of any algorithm for a problem, and the notion of NP-completeness).

The goal of distributed computing is to accomplish the same for distributed systems. In more detail, we would like to identify fundamental problems that are abstractions of those that arise in a variety of distributed situations, state them precisely, design and analyze efficient algorithms to solve them, and prove optimality of the algorithms.

But there are some important differences from the sequential case. First, there is not a single, universally accepted model of computation, and there probably never will be, because distributed systems tend to vary much more than sequential computers do. There are major differences between systems, depending on how computing entities communicate, whether through messages or shared variables; what kind of timing information and behavior are available; and what kind of failures, if any, are to be tolerated.

In distributed systems, different complexity measures are of interest. We are still interested in time and (local) space, but now we must consider communication costs (number of messages, size and number of shared variables) and the number of faulty vs. nonfaulty components.

Because of the complications faced by distributed systems, there is increased scope for "negative" results, lower bounds, and impossibility results. It is (all too) often possible to prove that a particular problem cannot be solved in a particular kind of distributed system, or cannot be solved without a certain amount of some resource. These results play a useful role for a system designer, analogous to learning that some problem is NP-complete: they indicate where one should not put effort in trying to

solve the problem. But there is often more room to maneuver in a distributed system: If it turns out that your favorite problem cannot be solved under a particular set of assumptions, then you can change the rules! Perhaps a slightly weaker problem statement can suffice for your needs. An alternative is to build stronger guarantees into your system.

Since the late 1970s, there has been intensive research in applying this theoretical paradigm to distributed systems. In this book, we have attempted to distill what we believe is the essence of this research. To focus on the underlying concepts, we generally care more about computability issues (i.e., whether or not some problem can be solved) than about complexity issues (i.e., how expensive it is to solve a problem). Section 1.3 gives a more detailed overview of the material of the book and the rationale for the choices we made.

### 1.3 OVERVIEW

The book is divided into three parts, reflecting three goals. First, we introduce the core theory, then we show relationships between the models, and finally we describe some current issues.

Part I, Fundamentals, presents the basic communication models, shared memory and message passing; the basic timing models, synchronous, asynchronous, and clocked; and the major themes, role of uncertainty, limitations of local knowledge, and fault tolerance, in the context of several canonical problems. The presentation highlights our emphasis on rigorous proofs of algorithm correctness and the importance of lower bounds and impossibility results.

Chapter 2 defines our basic message-passing model and builds the reader's familiarity with the model and proofs of correctness using some simple distributed graph algorithms for broadcasting and collecting information and building spanning trees. In Chapter 3, we consider the problem of electing a leader in a ring network. The algorithms and lower bounds here demonstrate a separation of models in terms of complexity. Chapter 4 introduces our basic shared memory model and uses it in a study of the mutual exclusion problem. The technical tools developed here, both for algorithm design and for the lower bound proofs, are used throughout the rest of the book. Fault tolerance is first addressed in Chapter 5, where the consensus problem (the fundamental problem of agreeing on an input value in the presence of failures) is studied. The results presented indicate a separation of models in terms of computability. Chapter 6 concludes Part I by introducing the notion of causality between events in a distributed system and describing the mechanism of clocks.

Part II, Simulations, shows how simulation is a powerful tool for making distributed systems easier to design and reason about. The chapters in this part show how to provide powerful abstractions that aid in the development of correct distributed algorithms, by providing the illusion of a better-behaved system. These abstractions are message broadcasts, shared objects with strong semantics, synchrony, less destructive faults, and fault-tolerant clocks.

### 4 INTRODUCTION

To place the simulation results on a rigorous basis, we need a more sophisticated formal model than we had in Part I; Chapter 7 presents the essential features of this model. In Chapter 8, we study how to provide a variety of broadcast mechanisms using a point-to-point message-passing system. The simulation of shared objects by message-passing systems and using weaker kinds of shared objects is covered in Chapters 9 and 10. In Chapter 11, we describe several ways to simulate a more synchronous system with a less synchronous system. Chapter 12 shows how to simulate less destructive failures in the presence of more destructive failures. Finally, in Chapter 13 we discuss the problem of synchronizing clocks in the presence of failures.

Part III, Advanced Topics, consists of a collection of topics of recent research interest. In these chapters, we explore some issues raised earlier in more detail, present some results that use more difficult mathematical analyses, and give a flavor of other areas in the field.

Chapter 14 indicates the benefits that can be gained from using randomization (and weakening the problem specification appropriately) in terms of "beating" a lower bound or impossibility result. In Chapter 15, we explore the relationship between the ability of a shared object type to solve consensus and its ability to provide fault-tolerant implementations of other object types. In Chapter 16 three problems that can be solved in asynchronous systems subject to failures are investigated; these problems stand in contrast to the consensus problem, which cannot be solved in this situation. The notion of a failure detector as a way to abstract desired system behavior is presented in Chapter 17, along with ways to use this abstraction to solve consensus in environments where it is otherwise unsolvable.

### 1.4 RELATIONSHIP OF THEORY TO PRACTICE

Distributed computing comes in many flavors. In this section, we discuss the main kinds and their relationships to the formal models employed in distributed computing theory.

Perhaps the simplest, and certainly the oldest, example of a distributed system is an operating system for a conventional sequential computer. In this case processes on the same hardware communicate with the same software, either by exchanging messages or through a common address space. To time-share a single CPU among multiple processes, as is done in most contemporary operating systems, issues relating to the (virtual) concurrency of the processes must be addressed. Many of the problems faced by an operating system also arise in other distributed systems, such as mutual exclusion and deadlock detection and prevention.

Multiple-instruction multiple-data (MIMD) machines with shared memory are tightly coupled and are sometimes called multiprocessors. These consist of separate hardware running common software. Multiprocessors may be connected with a bus or, less frequently, by a switching network. Alternatively, MIMD machines can be loosely coupled and not have shared memory. They can be either a collection of

workstations on a local area network or a collection of processors on a switching network.

Even more loosely coupled distributed systems are exemplified by autonomous hosts connected by a network, either wide area such as the Internet or local area such as Ethernet. In this case, we have separate hardware running separate software, although the entities interact through well-defined interfaces, such as the TCP/IP stack, CORBA, or some other groupware or middleware.

Distributed computing is notorious for its surplus of models; moreover, the models do not translate exactly to real-life architectures. For this reason, we chose not to organize the book around models, but rather around fundamental *problems* (in Part I), indicating where the choice of model is crucial to the solvability or complexity of a problem, and around *simulations* (in Part II), showing commonalities between the models.

In this book, we consider three main models based on communication medium and degree of synchrony. Here we describe which models match with which architectures. The asynchronous shared memory model applies to tightly-coupled machines, in the common situation where processors do not get their clock signal from a single source. The asynchronous message-passing model applies to loosely-coupled machines and to wide-area networks. The synchronous message-passing model is an idealization of message-passing systems in which some timing information is known, such as upper bounds on message delay. More realistic systems can simulate the synchronous message-passing model, for instance, by synchronizing the clocks. Thus the synchronous message-passing model is a convenient model in which to design algorithms; the algorithms can then be automatically translated to more realistic models.

In addition to communication medium and degree of synchrony, the other main feature of a model is the kind of faults that are assumed to occur. Much of this book is concerned with crash failures. A processor experiences a crash failure if it ceases to operate at some point without any warning. In practice, this is often the way components fail. We also study the Byzantine failure model. The behavior of Byzantine processors is completely unconstrained. This assumption is a very conservative, worst-case assumption for the behavior of defective hardware and software. It also covers the possibility of intelligent, that is, human, intrusion.

### **Chapter Notes**

Representative books on distributed systems from a systems perspective include those by Coulouris, Dollimore, and Kindberg [85], Nutt [202], and Tanenbaum [249, 250]. The book edited by Mullender [195] contains a mixture of practical and theoretical material, as does the book by Chow and Johnson [82]. Other textbooks that cover distributed computing theory are those by Barbosa [45], Lynch [175], Peleg [208], Raynal [226], and Tel [252].

# Part I Fundamentals

Copyright © 2004 John Wiley & Sons, Inc. ISBN: 0-471-45324-2

2

# Basic Algorithms in Message-Passing Systems

In this chapter we present our first model of distributed computation, for message-passing systems with no failures. We consider the two main timing models, synchronous and asynchronous. In addition to describing formalism for the systems, we also define the main complexity measures—number of messages and time—and present the conventions we will use for describing algorithms in pseudocode.

We then present a few simple algorithms for message-passing systems with arbitrary topology, both synchronous and asynchronous. These algorithms broadcast information, collect information, and construct spanning trees of the network. The primary purpose is to build facility with the formalisms and complexity measures and to introduce proofs of algorithm correctness. Some of the algorithms will be used later in the book as building blocks for other, more complex, algorithms.

### 2.1 FORMAL MODELS FOR MESSAGE PASSING SYSTEMS

This section first presents our formal models for synchronous and asynchronous message-passing systems with no failures. It then defines the basic complexity measures, and finally it describes our pseudocode conventions for describing message passing algorithms.

### 2.1.1 Systems

In a message-passing system, processors communicate by sending messages over communication channels, where each channel provides a bidirectional connection




Fig. 2.1 A simple topology graph.

between two specific processors. The pattern of connections provided by the channels describes the *topology* of the system. The topology is represented by an undirected graph in which each node represents a processor and an edge is present between two nodes if and only if there is a channel between the corresponding processors. We will deal exclusively with connected topologies. The collection of channels is often referred to as the *network*. An algorithm for a message-passing system with a specific topology consists of a local program for each processor in the system. A processor's local program provides the ability for the processor to perform local computation and to send messages to and receive messages from each of its neighbors in the given topology.

More formally, a system or algorithm consists of n processors  $p_0, \ldots, p_{n-1}$ ; i is the index of processor  $p_i$ . Each processor  $p_i$  is modeled as a (possibly infinite) state machine with state set  $Q_i$ . The processor is identified with a particular node in the topology graph. The edges incident on  $p_i$  in the topology graph are labeled arbitrarily with the integers 1 through r, where r is the degree of  $p_i$  (see Fig. 2.1 for an example). Each state of processor  $p_i$  contains 2r special components, outbuf<sub>i</sub>[ $\ell$ ] and inbuf<sub>i</sub>[ $\ell$ ], for every  $\ell$ ,  $1 \le \ell \le r$ . These special components are sets of messages: outbuf<sub>i</sub>[ $\ell$ ] holds messages that  $p_i$  has sent to its neighbor over its  $\ell$ th incident channel but that have not yet been delivered to the neighbor, and inbuf<sub>i</sub>[ $\ell$ ] holds messages that have been delivered to  $p_i$  on its  $\ell$ th incident channel but that  $p_i$  has not yet processed with an internal computation step. The state set  $Q_i$  contains a distinguished subset of initial states; in an initial state every inbuf<sub>i</sub>[ $\ell$ ] must be empty, although the outbuf<sub>i</sub>[ $\ell$ ] components need not be.

The processor's state, excluding the  $outbuf_i[\ell]$  components, comprises the accessible state of  $p_i$ . Processor  $p_i$ 's transition function takes as input a value for the accessible state of  $p_i$ . It produces as output a value for the accessible state of  $p_i$  in which each  $inbuf_i[\ell]$  is empty. It also produces as output at most one message for each  $\ell$  between 1 and r: This is the message to be sent to the neighbor at the other end of  $p_i$ 's  $\ell$ th incident channel. Thus messages previously sent by  $p_i$  that are waiting to be delivered cannot influence  $p_i$ 's current step; each step processes all the messages waiting to be delivered to  $p_i$  and results in a state change and at most one message to be sent to each neighbor.

A configuration is a vector  $C = (q_0, \ldots, q_{n-1})$  where  $q_i$  is a state of  $p_i$ . The states of the *outbuf* variables in a configuration represent the messages that are in transit

on the communication channels. An *initial configuration* is a vector  $(q_0, \ldots, q_{n-1})$  such that each  $q_i$  is an initial state of  $p_i$ ; in words, each processor is in an initial state.

Occurrences that can take place in a system are modeled as events. For message-passing systems, we consider two kinds of events. One kind is a *computation event*, denoted comp(i), representing a computation step of processor  $p_i$  in which  $p_i$ 's transition function is applied to its current accessible state. The other kind is a *delivery event*, denoted del(i, j, m), representing the delivery of message m from processor  $p_i$  to processor  $p_j$ .

The behavior of a system over time is modeled as an execution, which is a sequence of configurations alternating with events. This sequence must satisfy a variety of conditions, depending on the specific type of system being modeled. We classify these conditions as either safety or liveness conditions. A safety condition is a condition that must hold in every finite prefix of the sequence; for instance, "every step by processor  $p_i$  immediately follows a step by processor  $p_0$ ." Informally, a safety condition states that nothing bad has happened yet; for instance, the example just given can be restated to require that a step by  $p_1$  never immediately follows a step by any processor other than  $p_0$ . A liveness condition is a condition that must hold a certain number of times, possibly an infinite number of times. For instance, the condition "eventually  $p_1$  terminates" requires that  $p_1$ 's termination happen once; the condition " $p_1$  takes an infinite number of steps" requires that the condition " $p_1$  just took a step" must happen infinitely often. Informally, a liveness condition states that eventually something good happens. Any sequence that satisfies all required safety conditions for a particular system type will be called an execution. If an execution also satisfies all required liveness conditions, it will be called admissible.

We now define the conditions required of executions and admissible executions for two types of message-passing systems, asynchronous and synchronous.

**2.1.1.1** Asynchronous Systems A system is said to be asynchronous if there is no fixed upper bound on how long it takes for a message to be delivered or how much time elapses between consecutive steps of a processor. An example of an asynchronous system is the Internet, where messages (for instance, E-mail) can take days to arrive, although often they only take seconds. There are usually upper bounds on message delays and processor step times, but sometimes these upper bounds are very large, are only infrequently reached, and can change over time. Instead of designing an algorithm that depends on these bounds, it is often desirable to design an algorithm that is independent of any particular timing parameters, namely, an asynchronous algorithm.

An execution segment  $\alpha$  of a asynchronous message-passing system is a (finite or infinite) sequence of the following form:

$$C_0, \phi_1, C_1, \phi_2, C_2, \phi_3, \dots$$

where each  $C_k$  is a configuration and each  $\phi_k$  is an event. If  $\alpha$  is finite then it must end in a configuration. Furthermore, the following conditions must be satisfied:

• If  $\phi_k = del(i, j, m)$ , then m must be an element of  $outbuf_i[\ell]$  in  $C_{k-1}$ , where  $\ell$  is  $p_i$ 's label for channel  $\{p_i, p_j\}$ . The only changes in going from  $C_{k-1}$  to  $C_k$ 

are that m is removed from  $outbuf_i[\ell]$  in  $C_k$  and m is added to  $inbuf_j[h]$  in  $C_k$ , where h is  $p_j$ 's label for channel  $\{p_i, p_j\}$ . In words, a message is delivered only if it is in transit and the only change is to move the message from the sender's outgoing buffer to the recipient's incoming buffer. (In the example of Fig. 2.1, a message from  $p_3$  to  $p_0$  would be placed in  $outbuf_3[1]$  and then delivered to  $inbuf_0[2]$ .)

• If  $\phi_k = comp(i)$ , then the only changes in going from  $C_{k-1}$  to  $C_k$  are that  $p_i$  changes state according to its transition function operating on  $p_i$ 's accessible state in  $C_{k-1}$  and the set of messages specified by  $p_i$ 's transition function are added to the  $outbuf_i$  variables in  $C_k$ . These messages are said to be sent at this event. In words,  $p_i$  changes state and sends out messages according to its transition function (local program) based on its current state, which includes all pending delivered messages (but not pending outgoing messages). Recall that the processor's transition function guarantees that the inbuf variables are emptied.

An execution is an execution segment  $C_0, \phi_1, C_1, \phi_2, C_2, \phi_3, \ldots$ , where  $C_0$  is an initial configuration.

With each execution (or execution segment) we associate a *schedule* (or schedule segment) that is the sequence of events in the execution, that is,  $\phi_1, \phi_2, \phi_3, \ldots$  Not every sequence of events is a schedule for every initial configuration; for instance, del(1,2,m) is not a schedule for an initial configuration with empty *outbufs*, because there is no prior step by  $p_1$  that could cause m to be sent. Note that if the local programs are deterministic, then the execution (or execution segment) is uniquely determined by the initial (or starting) configuration  $C_0$  and the schedule (or schedule segment)  $\sigma$  and is denoted  $exec(C_0, \sigma)$ .

In the asynchronous model, an execution is *admissible* if each processor has an infinite number of computation events and every message sent is eventually delivered. The requirement for an infinite number of computation events models the fact that processors do not fail. It does not imply that the processor's local program must contain an infinite loop; the informal notion of termination of an algorithm can be accommodated by having the transition function not change the processor's state after a certain point, once the processor has completed its task. In other words, the processor takes "dummy steps" after that point. A schedule is *admissible* if it is the schedule of an admissible execution.

**2.1.1.2 Synchronous Systems** In the synchronous model processors execute in lockstep: The execution is partitioned into rounds, and in each round, every processor can send a message to each neighbor, the messages are delivered, and every processor computes based on the messages just received. This model, although generally not achievable in practical distributed systems, is very convenient for designing algorithms, because an algorithm need not contend with much uncertainty. Once an algorithm has been designed for this ideal timing model, it can be automatically simulated to work in other, more realistic, timing models, as we shall see later.

Formally, the definition of an execution for the synchronous case is further constrained over the definition from the asynchronous case as follows. The sequence of alternating configurations and events can be partitioned into disjoint rounds. A *round* consists of a deliver event for every message in an *outbuf* variable, until all *outbuf* variables are empty, followed by one computation event for every processor. Thus a round consists of delivering all pending messages and then having every processor take an internal computation step to process all the delivered messages.

An execution is *admissible* for the synchronous model if it is infinite. Because of the round structure, this implies that every processor takes an infinite number of computation steps and every message sent is eventually delivered. As in the asynchronous case, assuming that admissible executions are infinite is a technical convenience; termination of an algorithm can be handled as in the asynchronous case.

Note that in a synchronous system with no failures, once the algorithm is fixed, the only relevant aspect of executions that can differ is the initial configuration. In an asynchronous system, there can be many different executions of the same algorithm, even with the same initial configuration and no failures, because the interleaving of processor steps and the message delays are not fixed.

### 2.1.2 Complexity Measures

We will be interested in two complexity measures, the number of messages and the amount of time, required by distributed algorithms. For now, we will concentrate on worst-case performance; later in the book we will sometimes be concerned with expected-case performance.

To define these measures, we need a notion of the algorithm terminating. We assume that each processor's state set includes a subset of *terminated* states and each processor's transition function maps terminated states only to terminated states. We say that the system (algorithm) has *terminated* when all processors are in terminated states and no messages are in transit. Note that an admissible execution must still be infinite, but once a processor has entered a terminated state, it stays in that state, taking "dummy" steps.

The *message complexity* of an algorithm for either a synchronous or an asynchronous message-passing system is the maximum, over all admissible executions of the algorithm, of the total number of messages sent.

The natural way to measure time in synchronous systems is simply to count the number of rounds until termination. Thus the *time complexity* of an algorithm for a synchronous message-passing system is the maximum number of rounds, in any admissible execution of the algorithm, until the algorithm has terminated.

Measuring time in an asynchronous system is less straightforward. A common approach, and the one we will adopt, is to assume that the maximum message delay in any execution is one unit of time and then calculate the running time until termination. To make this approach precise, we must introduce the notion of time into executions.

A timed execution is an execution that has a nonnegative real number associated with each event, the time at which that event occurs. The times must start at 0, must

be nondecreasing, must be strictly increasing for each individual processor<sup>1</sup>, and must increase without bound if the execution is infinite. Thus events in the execution are ordered according to the times at which they occur, several events can happen at the same time as long as they do not occur at the same processor, and only a finite number of events can occur before any finite time.

We define the *delay* of a message to be the time that elapses between the computation event that sends the message and the computation event that processes the message. In other words, it consists of the amount of time that the message waits in the sender's *outbuf* together with the amount of time that the message waits in the recipient's *inbuf*.

The *time complexity* of an asynchronous algorithm is the maximum time until termination among all timed admissible executions in which every message delay is at most one. This measure still allows arbitrary interleavings of events, because no lower bound is imposed on how closely events occur. It can be viewed as taking any execution of the algorithm and normalizing it so that the longest message delay becomes one unit of time.

### 2.1.3 Pseudocode Conventions

In the formal model just presented, an algorithm would be described in terms of state transitions. However, we will seldom do this, because state transitions tend to be more difficult for people to understand; in particular, flow of control must be coded in a rather contrived way in many cases.

Instead, we will describe algorithms at two different levels of detail. Simple algorithms will be described in prose. Algorithms that are more involved will also be presented in pseudocode. We now describe the pseudocode conventions we will use for synchronous and asynchronous message-passing algorithms.

Asynchronous algorithms will be described in an interrupt-driven fashion for each processor. In the formal model, each computation event processes all the messages waiting in the processor's *inbuf* variables at once. For clarity, however, we will generally describe the effect of each message individually. This is equivalent to the processor handling the pending messages one by one in some arbitrary order; if more than one message is generated for the same recipient during this process, they can be bundled together into one big message. It is also possible for the processor to take some action even if no message is received. Events that cause no message to be sent and no state change will not be listed.

The local computation done within a computation event will be described in a style consistent with typical pseudocode for sequential algorithms. We use the reserved word "terminate" to indicate that the processor enters a terminated state.

An asynchronous algorithm will also work in a synchronous system, because a synchronous system is a special case of an asynchronous system. However, we will often be considering algorithms that are specifically designed for synchronous

<sup>1</sup> comp(i) is considered to occur at  $p_i$  and del(i, j, m) at both  $p_i$  and  $p_j$ .

systems. These synchronous algorithms will be described on a round-by-round basis for each processor. For each round we will specify what messages are to be sent by the processor and what actions it is to take based on the messages just received. (Note that the messages to be sent in the first round are those that are initially in the *outbuf* variables.) The local computation done within a round will be described in a style consistent with typical pseudocode for sequential algorithms. Termination will be implicitly indicated when no more rounds are specified.

In the pseudocode, the local state variables of processor  $p_i$  will not be subscripted with i; in discussion and proof, subscripts will be added when necessary to avoid ambiguity.

Comments will begin with //.

In the next sections we will give several examples of describing algorithms in prose, in pseudocode, and as state transitions.

### 2.2 BROADCAST AND CONVERGECAST ON A SPANNING TREE

We now present several examples to help the reader gain a better understanding of the model, pseudocode, correctness arguments, and complexity measures for distributed algorithms. These algorithms solve basic tasks of collecting and dispersing information and computing spanning trees for the underlying communication network. They serve as important building blocks in many other algorithms.

### **Broadcast**

We start with a simple algorithm for the (single message) broadcast problem, assuming a spanning tree of the network is given. A distinguished processor,  $p_r$ , has some information, namely, a message  $\langle M \rangle$ , it wishes to send to all other processors. Copies of the message are to be sent along a tree that is rooted at  $p_r$  and spans all the processors in the network. The spanning tree rooted at  $p_r$  is maintained in a distributed fashion: Each processor has a distinguished channel that leads to its parent in the tree as well as a set of channels that lead to its children in the tree.

Here is the prose description of the algorithm. Figure 2.2 shows a sample asynchronous execution of the algorithm; solid lines depict channels in the spanning tree, dashed lines depict channels not in the spanning tree, and shaded nodes indicate processors that have received  $\langle M \rangle$  already. The root,  $p_r$ , sends the message  $\langle M \rangle$  on all the channels leading to its children (see Fig. 2.2(a)). When a processor receives the message  $\langle M \rangle$  on the channel from its parent, it sends  $\langle M \rangle$  on all the channels leading to its children (see Fig. 2.2(b)).

The pseudocode for this algorithm is in Algorithm 1; there is no pseudocode for a computation step in which no messages are received and no state change is made.

Finally, we describe the algorithm at the level of state transitions: The state of each processor  $p_i$  contains:

• A variable parent<sub>i</sub>, which holds either a processor index or nil




Fig. 2.2 Two steps in an execution of the broadcast algorithm.

- A variable *children*, which holds a set of processor indices
- A Boolean terminated, which indicates whether  $p_i$  is in a terminated state

Initially, the values of the parent and children variables are such that they form a spanning tree rooted at  $p_r$  of the topology graph. Initially, all terminated variables are false. Initially, outbuf<sub>r</sub>[j] holds  $\langle M \rangle$  for each j in children<sub>r</sub>;<sup>2</sup> all other outbuf variables are empty. The result of comp(i) is that, if  $\langle M \rangle$  is in an  $inbuf_i[k]$  for some k, then  $\langle M \rangle$  is placed in  $outbuf_i[j]$ , for each j in children<sub>i</sub>, and  $p_i$  enters a terminated state by setting  $terminated_i$  to true. If i = r and  $terminated_r$  is false, then  $terminated_r$  is set to true. Otherwise, nothing is done.

Note that this algorithm is correct whether the system is synchronous or asynchronous. Furthermore, as we discuss now, the message and time complexities of the algorithm are the same in both models.

What is the message complexity of the algorithm? Clearly, the message  $\langle \mathsf{M} \rangle$  is sent exactly once on each channel that belongs to the spanning tree (from the parent to the child) in both the synchronous and asynchronous cases. That is, the total number of messages sent during the algorithm is exactly the number of edges in the spanning tree rooted at  $p_r$ . Recall that a spanning tree of n nodes has exactly n-1 edges; therefore, exactly n-1 messages are sent during the algorithm.

Let us now analyze the time complexity of the algorithm. It is easier to perform this analysis when communication is synchronous and time is measured in rounds.

The following lemma shows that by the end of round t, the message  $\langle M \rangle$  reaches all processors at distance t (or less) from  $p_r$  in the spanning tree. This is a simple claim, with a simple proof, but we present it in detail to help the reader gain facility with the model and proofs about distributed algorithms. Later in the book we will leave such simple proofs to the reader.

<sup>&</sup>lt;sup>2</sup>Here we are using the convention that *inbuf* and *outbuf* variables are indexed by the neighbors' indices instead of by channel labels.

### Algorithm 1 Spanning tree broadcast algorithm.

Initially  $\langle M \rangle$  is in transit from  $p_r$  to all its children in the spanning tree.

### Code for $p_r$ :

1: upon receiving no message:

// first computation event by  $p_r$ 

2: terminate

Code for  $p_i$ ,  $0 \le i \le n-1$ ,  $i \ne r$ :

3: upon receiving (M) from parent:

4: send (M) to all children

5: terminate

**Lemma 2.1** In every admissible execution of the broadcast algorithm in the synchronous model, every processor at distance t from  $p_r$  in the spanning tree receives the message  $\langle M \rangle$  in round t.

**Proof.** The proof proceeds by induction on the distance t of a processor from  $p_r$ . The basis is t = 1. From the description of the algorithm, each child of  $p_r$  receives  $\langle M \rangle$  from  $p_r$  in the first round.

We now assume that every processor at distance  $t-1 \ge 1$  from  $p_r$  in the spanning tree receives the message  $\langle M \rangle$  in round t-1.

We must show that every processor  $p_i$  at distance t from  $p_r$  in the spanning tree receives  $\langle M \rangle$  in round t. Let  $p_j$  be the parent of  $p_i$  in the spanning tree. Since  $p_j$  is at distance t-1 from  $p_r$ , by the inductive hypothesis,  $p_j$  receives  $\langle M \rangle$  in round t-1. By the description of the algorithm,  $p_j$  then sends  $\langle M \rangle$  to  $p_i$  in the next round.  $\square$ 

By Lemma 2.1, the time complexity of the algorithm is d, where d is the depth of the spanning tree. Recall that d is at most n-1, when the spanning tree is a chain.

Thus we have:

**Theorem 2.2** There is a synchronous broadcast algorithm with message complexity n-1 and time complexity d, when a rooted spanning tree with depth d is known in advance.

A similar analysis applies when communication is asynchronous. Once again, the key is to prove that by time t, the message  $\langle M \rangle$  reaches all processors at distance t (or less) from  $p_r$  in the spanning tree. This implies that the time complexity of the algorithm is also d when communication is asynchronous. We now analyze this situation more carefully.

**Lemma 2.3** In every admissible execution of the broadcast algorithm in an asynchronous system, every processor at distance t from  $p_r$  in the spanning tree receives message  $\langle M \rangle$  by time t.

**Proof.** The proof is by induction on the distance t of a processor from  $p_r$ .

The basis is t = 1. From the description of the algorithm,  $\langle M \rangle$  is initially in transit to each processor  $p_i$  at distance 1 from  $p_r$ . By the definition of time complexity for the asynchronous model,  $p_i$  receives  $\langle M \rangle$  by time 1.

We must show that every processor  $p_i$  at distance t from  $p_r$  in the spanning tree receives  $\langle \mathsf{M} \rangle$  in round t. Let  $p_j$  be the parent of  $p_i$  in the spanning tree. Since  $p_j$  is at distance t-1 from  $p_r$ , by the inductive hypothesis,  $p_j$  receives  $\langle \mathsf{M} \rangle$  by time t-1. By the description of the algorithm,  $p_j$  sends  $\langle \mathsf{M} \rangle$  to  $p_i$  when it receives  $\langle \mathsf{M} \rangle$ , that is, by time t-1. By the definition of time complexity for the asynchronous model,  $p_i$  receives  $\langle \mathsf{M} \rangle$  by time t.

Thus we have:

**Theorem 2.4** There is an asynchronous broadcast algorithm with message complexity n-1 and time complexity d, when a rooted spanning tree with depth d is known in advance.

### Convergecast


The broadcast problem requires one-way communication, from the root,  $p_r$ , to all the nodes of the tree. Consider now the complementary problem, called *convergecast*, of collecting information from the nodes of the tree to the root. For simplicity, we consider a specific variant of the problem in which each processor  $p_i$  starts with a value  $x_i$  and we wish to forward the maximum value among these values to the root  $p_r$ . (Exercise 2.3 concerns a general convergecast algorithm that collects all the information in the network.)

Once again, we assume that a spanning tree is maintained in a distributed fashion, as in the broadcast problem. Whereas the broadcast algorithm is initiated by the root, the convergecast algorithm is initiated by the *leaves*. Note that a leaf of the spanning tree can be easily distinguished, because it has no children.

Conceptually, the algorithm is recursive and requires each processor to compute the maximum value in the subtree rooted at it. Starting at the leaves, each processor  $p_i$  computes the maximum value in the subtree rooted at it, which we denote by  $v_i$ , and sends  $v_i$  to its parent. The parent collects these values from all its children, computes the maximum value in its subtree, and sends the maximum value to its parent.

In more detail, the algorithm proceeds as follows. If a node  $p_i$  is a leaf, then it starts the algorithm by sending its value  $x_i$  to its parent (see Fig. 2.3(a)). A non-leaf node,  $p_j$ , with k children, waits to receive messages containing  $v_{i_1}, \ldots, v_{i_k}$  from its children  $p_{i_1}, \ldots, p_{i_k}$ . Then it computes  $v_j = \max\{x_j, v_{i_1}, \ldots, v_{i_k}\}$  and sends  $v_j$  to its parent. (See Figure 2.3(b).)

The analyses of the message and time complexities of the convergecast algorithm are very much like those of the broadcast algorithm. (Exercise 2.2 indicates how to analyze the time complexity of the convergecast algorithm.)



**Fig. 2.3** Two steps in an execution of the convergecast algorithm.

**Theorem 2.5** There is an asynchronous convergecast algorithm with message complexity n-1 and time complexity d, when a rooted spanning tree with depth d is known in advance.

It is sometimes useful to combine the broadcast and convergecast algorithms. For instance, the root initiates a request for some information, which is distributed with the broadcast, and then the responses are funneled back to the root with the convergecast.


### 2.3 FLOODING AND BUILDING A SPANNING TREE

The broadcast and convergecast algorithms presented in Section 2.2 assumed the existence of a spanning tree for the communication network, rooted at a particular processor. Let us now consider the slightly more complicated problem of broadcast without a preexisting spanning tree, starting from a distinguished processor  $p_r$ . First we consider an asynchronous system.

The algorithm, called *flooding*, starts from  $p_r$ , which sends the message  $\langle M \rangle$  to all its neighbors, that is, on all its communication channels. When processor  $p_i$  receives  $\langle M \rangle$  for the first time, from some neighboring processor  $p_j$ , it sends  $\langle M \rangle$  to all its neighbors except  $p_i$  (see Figure 2.4).

Clearly, a processor will not send  $\langle M \rangle$  more than once on any communication channel. Thus  $\langle M \rangle$  is sent at most twice on each communication channel (once by each processor using this channel); note that there are executions in which the message  $\langle M \rangle$  is sent twice on all communication channels, except those on which  $\langle M \rangle$  is received for the first time (see Exercise 2.6). Thus it is possible that 2m-(n-1) messages are sent, where m is the number of communication channels in the system, which can be as high as  $\frac{n(n-1)}{2}$ .

We will discuss the time complexity of the flooding algorithm shortly.



**Fig. 2.4** Two steps in an execution of the flooding algorithm; solid lines indicate channels that are in the spanning tree at this point in the execution.

Effectively, the flooding algorithm induces a spanning tree, with the root at  $p_r$ , and the parent of a processor  $p_i$  being the processor from which  $p_i$  received  $\langle M \rangle$  for the first time. It is possible that  $p_i$  received  $\langle M \rangle$  concurrently from several processors, because a *comp* event processes all messages that have been delivered since the last *comp* event by that processor; in this case,  $p_i$ 's parent is chosen arbitrarily among them.

The flooding algorithm can be modified to explicitly construct this spanning tree, as follows: First,  $p_r$  sends  $\langle M \rangle$  to all its neighbors. As mentioned above, it is possible that a processor  $p_i$  receives  $\langle M \rangle$  for the first time from several processors. When this happens,  $p_i$  picks one of the neighboring processors that sent  $\langle M \rangle$  to it, say,  $p_j$ , denotes it as its parent and sends a  $\langle parent \rangle$  message to it. To all other processors, and to any other processor from which  $\langle M \rangle$  is received later on,  $p_i$  sends an  $\langle already \rangle$  message, indicating that  $p_i$  is already in the tree. After sending  $\langle M \rangle$  to all its other neighbors (from which  $\langle M \rangle$  was not previously received),  $p_i$  waits for a response from each of them, either a  $\langle parent \rangle$  message or an  $\langle already \rangle$  message. Those who respond with  $\langle parent \rangle$  messages are denoted as  $p_i$ 's children. Once all recipients of  $p_i$ 's  $\langle M \rangle$  message have responded, either with  $\langle parent \rangle$  or  $\langle already \rangle$ ,  $p_i$  terminates (see Figure 2.5).

The pseudocode for the modified flooding algorithm is in Algorithm 2.

**Lemma 2.6** In every admissible execution in the asynchronous model, Algorithm 2 constructs a spanning tree of the network rooted at  $p_r$ .

**Proof.** Inspecting the code reveals two important facts about the algorithm. First, once a processor sets its *parent* variable, it is never changed (and it has only one parent). Second, the set of children of a processor never decreases. Thus, eventually, the graph structure induced by *parent* and *children* variables is static, and the *parent* and *children* variables at different nodes are consistent, that is, if  $p_j$  is a child of  $p_i$ , then  $p_i$  is  $p_j$ 's parent. We show that the resulting graph, call it G, is a directed spanning tree rooted at  $p_r$ .




Fig. 2.5 Two steps in the construction of the spanning tree.

Why is every node reachable from the root? Suppose in contradiction some node is not reachable from  $p_r$  in G. Since the network is connected, there exist two processors,  $p_i$  and  $p_j$ , with a channel between them such that  $p_j$  is reachable from  $p_r$  in G but  $p_i$  is not. Exercise 2.4 asks you to verify that a processor is reachable from  $p_r$  in G if and only if it ever sets its *parent* variable. Thus  $p_i$ 's *parent* variable remains nil throughout the execution, and  $p_j$  sets its *parent* variable at some point. Thus  $p_j$  sends  $\langle M \rangle$  to  $p_i$  in Line 9. Since the execution is admissible, the message is eventually received by  $p_i$ , causing  $p_i$  to set its *parent* variable. This is a contradiction.

Why is there no cycle? Suppose in contradiction there is a cycle, say,  $p_{i_1}, p_{i_2}, \ldots, p_{i_k}, p_{i_1}$ . Note that if  $p_i$  is a child of  $p_j$ , then  $p_i$  receives  $\langle M \rangle$  for the first time after  $p_j$  does. Since each processor is the parent of the next processor in the cycle, that would mean that  $p_{i_1}$  receives  $\langle M \rangle$  for the first time before  $p_{i_1}$  (itself) does, a contradiction.

Clearly, the modification to construct a spanning tree increases the message complexity of the flooding algorithm only by a constant multiplicative factor.

In the asynchronous model of communication, it is simple to see that by time t, the message  $\langle M \rangle$  reaches all processors that are at distance t (or less) from  $p_r$ . Therefore:

**Theorem 2.7** There is an asynchronous algorithm to find a spanning tree of a network with m edges and diameter D, given a distinguished node, with message complexity O(m) and time complexity O(D).

The modified flooding algorithm works, unchanged, in the synchronous case. Its analysis is similar to that for the asynchronous case. However, in the synchronous case, unlike the asynchronous, the spanning tree constructed is guaranteed to be a breadth-first search (BFS) tree:

**Lemma 2.8** In every admissible execution in the synchronous model, Algorithm 2 constructs a BFS tree of the network rooted at  $p_r$ .

```
Algorithm 2 Modified flooding algorithm to construct a spanning tree:
 code for processor p_i, 0 \le i \le n-1.
 Initially parent = \bot, children = \emptyset, and other = \emptyset.
  1:
      upon receiving no message:
 2:
           if p_i = p_r and parent = \bot then
                                                               // root has not yet sent (M)
 3:
               send (M) to all neighbors
 4:
               parent := p_i
 5:
      upon receiving \langle M \rangle from neighbor p_i:
 6:
           if parent = \bot then
                                                         // p_i has not received \langle M \rangle before
 7:
               parent := p_i
 8:
               send (parent) to p_i
 9:
               send \langle M \rangle to all neighbors except p_i
  10:
           else send (already) to p_i
  11: upon receiving (parent) from neighbor p_i:
  12:
           add p_i to children
  13:
           if children ∪ other contains all neighbors except parent then
  14:
               terminate
  15: upon receiving (already) from neighbor p_i:
  16:
           add p_i to other
  17:
           if children \cup other contains all neighbors except parent then
```

**Proof.** We show by induction on t that at the beginning of round t, (1) the graph constructed so far according to the *parent* variables is a BFS tree consisting of all nodes at distance at most t-1 from  $p_r$ , and (2)  $\langle M \rangle$  messages are in transit only from nodes at distance exactly t-1 from  $p_r$ .

The basis is t=1. Initially, all *parent* variables are nil, and  $\langle M \rangle$  messages are outgoing from  $p_r$  and no other node.

Suppose the claim is true for round  $t-1 \ge 1$ . During round t-1, the  $\langle \mathsf{M} \rangle$  messages in transit from nodes at distance t-2 are received. Any node that receives  $\langle \mathsf{M} \rangle$  is at distance t-1 or less from  $p_r$ . A recipient node with a non-nil parent variable, namely, a node at distance t-2 or less from  $p_r$ , does not change its parent variable or send out an  $\langle \mathsf{M} \rangle$  message. Every node at distance t-1 from  $p_r$  receives an  $\langle \mathsf{M} \rangle$  message in round t-1 and, because its parent variable is nil, it sets it to an appropriate parent and sends out an  $\langle \mathsf{M} \rangle$  message. Nodes not at distance t-1 do not receive an  $\langle \mathsf{M} \rangle$  message and thus do not send any.

18:

terminate




Fig. 2.6 A non-BFS tree.

**Theorem 2.9** There is a synchronous algorithm to find a BFS tree of a network with m edges and diameter D, given a distinguished node, with message complexity O(m) and time complexity O(D).

In an asynchronous system, it is possible that the modified flooding algorithm does not construct a BFs tree. Consider a fully connected network with five nodes,  $p_0$  through  $p_4$ , in which  $p_0$  is the root (see Fig. 2.6). Suppose the  $\langle M \rangle$  messages quickly propagate in the order  $p_0$  to  $p_1$ ,  $p_1$  to  $p_2$ ,  $p_2$  to  $p_3$ , and  $p_3$  to  $p_4$ , while the other  $\langle M \rangle$  messages are very slow. The resulting spanning tree is the chain  $p_0$  through  $p_4$ , which is not a BFs tree. Furthermore, the spanning tree has depth 4, although the diameter is only 1. Note that the running time of the algorithm is proportional to the diameter, not the number of nodes. Exercise 2.5 asks you to generalize these observations for graphs with n nodes.

The modified flooding algorithm can be combined with the convergecast algorithm described above, to request and collect information. The combined algorithm works in either synchronous or asynchronous systems. However, the time complexity of the combined algorithm is different in the two models; because we do not necessarily get a BFS tree in the asynchronous model, it is possible that the convergecast will be applied on a tree with depth n-1. However, in the synchronous case, the convergecast will always be applied on a tree whose depth is at most the diameter of the network.

## 2.4 CONSTRUCTING A DEPTH-FIRST SEARCH SPANNING TREE FOR A SPECIFIED ROOT

Another basic algorithm constructs a *depth-first search* (DFS) tree of the communication network, rooted at a particular node. A DFS tree is constructed by adding one node at a time, more gradually than the spanning tree constructed by Algorithm 2, which attempts to add all the nodes at the same level of the tree concurrently.

The pseudocode for depth-first search is in Algorithm 3.

**Algorithm 3** Depth-first search spanning tree algorithm for a specified root: code for processor  $p_i$ ,  $0 \le i \le n - 1$ .

```
Initially parent = \perp, children = \emptyset, unexplored = all neighbors of p_i
1:
     upon receiving no message:
2:
         if p_i = p_r and parent = \bot then
                                                                           // root wakes up
3:
         parent := p_i
4:
         explore()
5:
    upon receiving \langle M \rangle from p_i:
6:
         if parent = \bot then
                                                        // p_i has not received \langle M \rangle before
8:
             parent := p_i
             remove p_j from unexplored
9:
10:
             explore()
11:
         else
12:
             send (already) to p_i
                                                                          // already in tree
13:
             remove p_j from unexplored
14: upon receiving (already) from p_i:
15:
         explore()
16: upon receiving (parent) from p_i:
17:
         add p_i to children
18:
         explore()
19: procedure explore():
20:
         if unexplored \neq \emptyset then
21:
             let p_k be a processor in unexplored
22:
             remove p_k from unexplored
23:
             send \langle M \rangle to p_k
24:
         else
25:
             if parent \neq p_i then send \langle parent \rangle to parent
26:
             terminate
                                             // DFs subtree rooted at p_i has been built
```

The correctness of Algorithm 3 essentially follows from the correctness of the sequential DFs algorithm, because there is no concurrency in the execution of this algorithm. A careful proof of the next lemma is left as an exercise.

**Lemma 2.10** In every admissible execution in the asynchronous model, Algorithm 3 constructs a DFS tree of the network rooted at  $p_r$ .

To calculate the message complexity of the algorithm, note that each processor sends  $\langle M \rangle$  at most once on each of its adjacent edges; also, each processor generates at most one message (either  $\langle already \rangle$  or  $\langle parent \rangle$ ) in response to receiving  $\langle M \rangle$  on each of its adjacent edges. Therefore, at most 4m messages are sent by Algorithm 3.

Showing that the time complexity of the algorithm is O(m) is left as an exercise for the reader. We summarize:

**Theorem 2.11** There is an asynchronous algorithm to find a depth-first search spanning tree of a network with m edges and n nodes, given a distinguished node, with message complexity O(m) and time complexity O(m).

## 2.5 CONSTRUCTING A DEPTH-FIRST SEARCH SPANNING TREE WITHOUT A SPECIFIED ROOT

Algorithm 2 and Algorithm 3 build a spanning tree for the communication network, with reasonable message and time complexities. However, both of them require the existence of a distinguished node, from which the construction starts. In this section, we discuss how to build a spanning tree when there is no distinguished node. We assume, however, that the nodes have unique identifiers, which are natural numbers; as we shall see in Section 3.2, this assumption is necessary.

To build a spanning tree, each processor that wakes up spontaneously attempts to build a DFs tree with itself as the root, using a separate copy of Algorithm 3. If two DFs trees try to connect to the same node (not necessarily at the same time), the node will join the DFs tree whose root has the higher identifier.

The pseudocode appears in Algorithm 4. To implement the above idea, each node keeps the maximal identifier it has seen so far in a variable *leader*, which is initialized to a value smaller than any identifier.

When a node wakes up spontaneously, it sets its *leader* to its own identifier and sends a DFS message carrying its identifier. When a node receives a DFS message with identifier y, it compares y and *leader*. If y > leader, then this might be the DFS of the processor with maximal identifier; in this case, the node changes *leader* to be y, sets its *parent* variable to be the node from which this message was received, and continues the DFS with identifier y. If y = leader, then the node already belongs to this spanning tree. If y < leader, then this DFS belongs to a node whose identifier is smaller than the maximal identifier seen so far; in this case, no message is sent, which stalls the DFS tree construction with identifier y. Eventually, a DFS message carrying the identifier leader (or a larger identifier) will arrive at the node with identifier y, and connect it to its tree.

Only the root of the spanning tree constructed explicitly terminates; other nodes do not terminate and keep waiting for messages. It is possible to modify the algorithm so that the root sends a termination message using Algorithm 1.

Proving correctness of the algorithm is more involved than previous algorithms in this chapter; we only outline the arguments here. Consider the nodes that wake up spontaneously, and let  $p_m$  be the node with the maximal identifier among them; let m be  $p_m$ 's identifier.

First observe that  $\langle leader \rangle$  messages with leader id m are never dropped because of discovering a larger leader id, by definition of m.

### **Algorithm 4** Spanning tree construction: code for processor $p_i$ , $0 \le i \le n-1$ .

Initially  $parent = \bot$ , leader = -1,  $children = \emptyset$ ,  $unexplored = all neighbors of <math>p_i$ 

```
1:
    upon receiving no message:
2:
        if parent = \bot then
                                                           // wake up spontaneously
3:
            leader := id
4:
            parent := p_i
5:
            explore()
6:
    upon receiving (leader, new-id) from p_i:
7:
        if leader < new-id then
                                                                 // switch to new tree
8:
            leader := new-id
9:
            parent := p_i
            children := \emptyset
10:
11:
            unexplored := all neighbors of p_i except p_i
12:
            explore()
13:
        else if leader = new-id then
14:
            send (already, leader) to p_i
                                                              // already in same tree
                    // otherwise, leader > new-id and the DFS for new-id is stalled
15: upon receiving (already, new-id) from p_i:
        if new-id = leader then explore()
17: upon receiving (parent, new-id) from p_i:
        if new-id = leader then
18:
                                                        // otherwise ignore message
19:
            add p_i to children
20:
            explore()
21: procedure explore():
22:
        if unexplored \neq \emptyset then
23:
            let p_k be a processor in unexplored
24:
            remove p_k from unexplored
25:
            send (leader, leader) to p_k
26:
        else
27:
            if parent \neq p_i then send (parent, leader) to parent
28:
            else terminate as root of spanning tree
```

Second,  $\langle \text{already} \rangle$  messages with leader id m are never dropped because they have the wrong leader id. Why? Suppose  $p_i$  receives an  $\langle \text{already} \rangle$  message from  $p_j$  with leader id m. The reason  $p_j$  sent this message to  $p_i$  is that it received a  $\langle \text{leader} \rangle$  message from  $p_i$  with leader id m. Once  $p_i$  sets its leader id to m, it never resets it, because m is the largest leader id in the system. Thus when  $p_i$  receives  $p_j$ 's  $\langle \text{already} \rangle$ 

message with leader id m,  $p_i$  still has its leader id as m, the message is accepted, and the exploration proceeds.

Third,  $\langle parent \rangle$  messages with leader id m are never dropped because they have the wrong leader id. The argument is the same as for  $\langle already \rangle$  messages.

Finally, messages with leader id m are never dropped because the recipient has terminated. Suppose in contradiction that some  $p_i$  has terminated before receiving a message with leader id m. Then  $p_i$  thinks it is the leader, but its id, say i, is less than m. The copy of Algorithm 3 with leader id i must have reached every node in the graph, including  $p_m$ . But  $p_m$  would not have responded to the leader message, so this copy of Algorithm 3 could not have completed, a contradiction.

Thus the copy of Algorithm 3 for leader id m completes, and correctness of Algorithm 3 implies correctness of Algorithm 4.

A simple analysis of the algorithm uses the fact that, in the worst case, each processor tries to construct a DFS tree. Therefore, the message complexity of Algorithm 4 is at most n times the message complexity of Algorithm 3, that is, O(nm). The time complexity is similar to the time complexity of Algorithm 3, that is, O(m).

**Theorem 2.12** Algorithm 4 finds a spanning tree of a network with m edges and n nodes, with message complexity  $O(n \cdot m)$  and time complexity O(m).

#### Exercises

- **2.1** Code one of the simple algorithms in state transitions.
- **2.2** Analyze the time complexity of the convergecast algorithm of Section 2.2 when communication is synchronous and when communication is asynchronous.

Hint: For the synchronous case, prove that during round t+1, a processor at height t sends a message to its parent. For the asynchronous case, prove that by time t, a processor at height t has sent a message to its parent.

- 2.3 Generalize the convergecast algorithm of Section 2.2 to collect all the information. That is, when the algorithm terminates, the root should have the input values of all the processors. Analyze the bit complexity, that is, the total number of bits that are sent over the communication channels.
- **2.4** Prove the claim used in the proof of Lemma 2.6 that a processor is reachable from  $p_r$  in G if and only if it ever sets its *parent* variable.
- **2.5** Describe an execution of the modified flooding algorithm (Algorithm 2) in an asynchronous system with n nodes that does not construct a BFS tree.
- **2.6** Describe an execution of Algorithm 2 in some asynchronous system, where the message is sent twice on communication channels that do not connect a parent and its children in the spanning tree.

- 2.7 Perform a precise analysis of the time complexity of the modified flooding algorithm (Algorithm 2), for the synchronous and the asynchronous models.
- 2.8 Explain how to eliminate the  $\langle already \rangle$  messages from the modified flooding algorithm (Algorithm 2) in the synchronous case and still have a correct algorithm. What is the message complexity of the resulting algorithm?
- **2.9** Do the broadcast and convergecast algorithms rely on knowledge of the number of nodes in the system?
- **2.10** Modify Algorithm 3 so that it handles correctly the case where the distinguished node has no neighbors.
- **2.11** Modify Algorithm 3 so that all nodes terminate.
- **2.12** Prove that Algorithm 3 constructs a DFS tree of the network rooted at  $p_r$ .
- **2.13** Prove that the time complexity of Algorithm 3 is O(m).
- 2.14 Modify Algorithm 3 so it constructs a DFS numbering of the nodes, indicating the order in which the message (M) arrives at the nodes.
- **2.15** Modify Algorithm 3 to obtain an algorithm that constructs a DFS tree with O(n) time complexity.

*Hint:* When a node receives the message  $\langle M \rangle$  for the first time, it notifies all its neighbors but passes the message only to one of them.

- **2.16** Prove Theorem 2.12.
- 2.17 Show that in Algorithm 4 if the *leader* variable is not included in the \( \parent \) message and the test in Line 18 is not performed, then the algorithm is incorrect.

#### Chapter Notes

The first part of this chapter introduced our formal model of a distributed messagepassing system; this model is closely based on that used by Attiya, Dwork, Lynch, and Stockmeyer [27], although many papers in the literature on distributed algorithms have used similar models.

Modeling each processor in a distributed algorithm as a state machine is an idea that goes back at least to Lynch and Fischer [176]. Two early papers that explicitly represent an execution of a distributed system as a sequence of state transitions are by Owicki and Lamport [204] and by Lynch and Fischer [176]. The same idea is, more implicitly, present in the paper by Owicki and Gries [203].

A number of researchers (e.g., Fischer, Lynch, and Paterson [110]) have used the term "admissible" to distinguish those executions that satisfy additional constraints from all executions: That is, the term "execution" refers to sequences that satisfy

some relatively basic syntactic constraints, and "admissible" indicates that additional properties are satisfied. But the details vary from paper to paper. Emerson's chapter [103] contains an informative discussion of safety and liveness properties and many references.

The asynchronous time complexity measure was first proposed by Peterson and Fischer [214] for the shared memory case and is naturally extended to the message passing case, as in Awerbuch's paper [36].

The formal model introduced in this chapter, and used throughout Part I of this book does not address composition or interactions with users; Part II takes up these issues.

The second part of the chapter presented a few algorithms for message-passing systems, to demonstrate how to use the formalisms and complexity measures presented earlier. The algorithms solve the problems of broadcast, convergecast, DFS, BFS, and leader election; Gafni [115] includes these problems in a set of useful "building blocks" for constructing algorithms for message-passing systems.

The algorithms presented in the chapter appear to be folklore. The broadcast and convergecast algorithms of Section 2.2 are described by Segall [240], who also describes an asynchronous algorithm for finding a BFS tree rooted at a distinguished node. A BFS tree is useful for broadcasting information in a network within minimum time, as it allows information to be routed between processors along shortest paths. The algorithm for constructing a DFS tree from a specified root (Algorithm 3) first appeared in Cheung [78]. An algorithm to construct a DFS tree with linear time complexity (Exercise 2.15) was presented by Awerbuch [37].

Algorithm 4 for constructing a spanning tree works by extinction of the DFS trees of processors with low identifiers. This algorithm is folklore, and our presentation of it is inspired by the algorithm of Gallager [117]. The message complexity of Gallager's algorithm is  $O(m + n \log n)$ ; it carefully balances the expansion of the trees constructed by different processors by guaranteeing that only small trees are extinguished and not much work is being lost.

Exercise 2.17 was suggested by Uri Abraham.

Algorithm 4 and Gallager's algorithm produce spanning trees of the networks without taking into account the cost of sending messages on different communication links. If weights are assigned to edges representing communication links according to their costs, then a *minimum-weight spanning tree* of the network minimizes the communication cost of broadcast and convergecast.

An algorithm for constructing a minimum-weight spanning tree was given by Gallager, Humblet, and Spira [118]; the message complexity of this algorithm is  $O(m+n\log n)$ . The next chapter includes lower bounds indicating that  $\Omega(n\log n)$  messages are needed to elect a leader. The time complexity of the algorithm for finding a minimum-weight spanning tree is  $O(n\log n)$ ; Awerbuch [39] presented an algorithm for finding a minimum-weight spanning tree with O(n) time complexity and  $O(n\log n)$  message complexity.

Because only one node terminates as the root in any spanning tree algorithm, it can be called a *leader*; leaders are very useful, and Chapter 3 is dedicated to the problem of electing them with as few messages as possible in a ring topology.

Copyright © 2004 John Wiley & Sons, Inc. ISBN: 0-471-45324-2

3

# Leader Election in Rings

In this chapter, we consider systems in which the topology of the message passing system is a ring. Rings are a convenient structure for message-passing systems and correspond to physical communication systems, for example, token rings. We investigate the *leader election* problem, in which a group of processors must choose one among them to be the leader. The existence of a leader can simplify coordination among processors and is helpful in achieving fault tolerance and saving resources—recall how the existence of the special processor  $p_r$  made possible a simple solution to the broadcast problem in Chapter 2. Furthermore, the leader election problem represents a general class of symmetry-breaking problems. For example, when a deadlock is created, because of processors waiting in a cycle for each other, the deadlock can be broken by electing one of the processors as a leader and removing it from the cycle.

#### 3.1 THE LEADER ELECTION PROBLEM

The leader election problem has several variants, and we define the most general one below. Informally, the problem is for each processor eventually to decide that either it is the leader or it is not the leader, subject to the constraint that exactly one processor decides that it is the leader. In terms of our formal model, an algorithm is said to solve the leader election problem if it satisfies the following conditions:

• The terminated states are partitioned into *elected* and *not-elected* states. Once a processor enters an elected (respectively, not-elected) state, its transition




Fig. 3.1 A simple oriented ring.

function will only move it to another (or the same) elected (respectively, notelected) state.

• In every admissible execution, exactly one processor (the *leader*) enters an elected state and all the remaining processors enter a not-elected state.

We restrict our attention to the situation in which the topology of the system is a ring. In particular, we assume that the edges in the topology graph go between  $p_i$  and  $p_{i+1}$ , for all i,  $0 \le i < n$ , where addition is mod n. Furthermore, we assume that processors have a consistent notion of left and right, resulting in an *oriented* ring. Formally, this assumption is modeled by requiring that, for every i,  $0 \le i < n$ ,  $p_i$ 's channel to  $p_{i+1}$  is labeled 1, also known as *left* or *clockwise*, and  $p_i$ 's channel to  $p_{i-1}$  is labeled 2, also known as *right* or *counterclockwise* (as usual, addition and subtraction are mod n). Figure 3.1 contains a simple example of a three-node ring. (See the chapter notes for more on orientation.)

#### 3.2 ANONYMOUS RINGS

A leader election algorithm for a ring system is *anonymous* if processors do not have unique identifiers that can be used by the algorithm. More formally, every processor in the system has the same state machine. In describing anonymous algorithms, recipients of messages can be specified only in terms of channel labels, for example, left and right neighbors.

A potentially useful piece of information for an algorithm is n, the number of processors. If n is not known to the algorithm, that is, n is not hardcoded in advance, the algorithm is said to be "uniform," because the algorithm looks the same for every value of n. Formally, in an anonymous *uniform* algorithm, there is only one state machine for all processors, no matter what the ring size. In an anonymous *nonuniform* algorithm, for each value of n, the ring size, there is a single state machine, but there can be different state machines for different ring sizes, that is, n can be explicitly present in the code.

We show that there is no anonymous leader election algorithm for ring systems.

For generality and simplicity, we prove the result for nonuniform algorithms and synchronous rings. Impossibility for synchronous rings immediately implies the same result for asynchronous rings (see Exercise 3.1). Similarly, impossibility for nonuniform algorithms, that is, algorithms in which n, the number of processors, is known, implies impossibility for algorithms when n is unknown (see Exercise 3.2).

Recall that in a synchronous system, an algorithm proceeds in rounds, where in each round all pending messages are delivered, following which every processor takes one computation step. The initial state of a processor includes in the *outbuf* variables any messages that are to be delivered to the processor's right and left neighbors in the first round.

The idea behind the impossibility result is that in an anonymous ring, the symmetry between the processors can always be maintained; that is, without some initial asymmetry, such as provided by unique identifiers, symmetry cannot be broken. Specifically, all processors in the anonymous ring algorithm start in the same state. Because they are identical and execute the same program (i.e., they have the same state machine), in every round each of them sends exactly the same messages; thus they all receive the same messages in each round and change state identically. Consequently, if one of the processors is elected, then so are all the processors. Hence, it is impossible to have an algorithm that elects a single leader in the ring.

To formalize this intuition, consider a ring R of size n > 1 and assume, by way of contradiction, that there exists an anonymous algorithm, A, for electing a leader in this ring. Because the ring is synchronous and there is only one initial configuration, there is a unique admissible execution of A on R.

**Lemma 3.1** For every round k of the admissible execution of A in R, the states of all the processors at the end of round k are the same.

**Proof.** The proof is by induction on k. The base case, k = 0 (before the first round), is straightforward because the processors begin in the same initial state.

For the inductive step, assume the lemma holds for round k-1. Because the processors are in the same state in round k-1, they all send the same message  $m_r$  to the right and the same message  $m_\ell$  to the left. In round k, every processor receives the message  $m_\ell$  on its right edge and the message  $m_r$  on its left edge. Thus all processors receive exactly the same messages in round k; because they execute the same program, they are in the same state at the end of round k.

The above lemma implies that if at the end of some round some processor announces itself as a leader, by entering an elected state, so do all other processors. This contradicts the assumption that A is a leader election algorithm and proves:

**Theorem 3.2** There is no nonuniform anonymous algorithm for leader election in synchronous rings.

#### 3.3 ASYNCHRONOUS RINGS

This section presents upper and lower bounds on the message complexity for the leader election problem in asynchronous rings. Because Theorem 3.2 just showed that there is no anonymous leader election algorithm for rings, we assume in the remainder of this chapter that processors have unique identifiers.

We assume that each processor in a ring has a unique identifier. Every natural number is a possible identifier. When a state machine (local program) is associated with each processor  $p_i$ , there is a distinguished state component  $id_i$  that is initialized to the value of that identifier.

We will specify a ring by listing the processors' identifiers in clockwise order, beginning with the smallest identifier. Thus each processor  $p_i$ ,  $0 \le i < n$ , is assigned an identifier  $id_i$ . Note that two identifier assignments, one of which is a cyclic shift of the other, result in the same ring by this definition, because the indices of the underlying processors (e.g., the 97 of processor  $p_{97}$ ) are not available.

The notions of uniform and nonuniform algorithms are slightly different when unique identifiers are available.


A (non-anonymous) algorithm is said to be *uniform* if, for every identifier, there is a state machine and, regardless of the size of the ring, the algorithm is correct when processors are assigned the unique state machine for their identifier. That is, there is only one local program for a processor with a given identifier, no matter what size ring the processor is a part of.

A (non-anonymous) algorithm is said to be *nonuniform* if, for every n and every identifier, there is a state machine. For every n, given any ring of size n, the algorithm in which every processor has the state machine for its identifier and for ring size n must be correct.

We start with a very simple leader election algorithm for asynchronous rings that requires  $O(n^2)$  messages. This algorithm motivates a more efficient algorithm that requires  $O(n\log n)$  messages. We show that this algorithm has optimal message complexity by proving a lower bound of  $\Omega(n\log n)$  on the number of messages required for electing a leader.

## 3.3.1 An $O(n^2)$ Algorithm

In this algorithm, each processor sends a message with its identifier to its left neighbor and then waits for messages from its right neighbor. When it receives such a message, it checks the identifier in this message. If the identifier is greater than its own identifier, it forwards the message to the left; otherwise, it "swallows" the message and does not forward it. If a processor receives a message with its own identifier, it declares itself a leader by sending a termination message to its left neighbor and terminating as a leader. A processor that receives a termination message forwards it to the left and terminates as a non-leader. Note that the algorithm does not depend on the size of the ring, that is, it is uniform.



**Fig. 3.2** Ring with  $\Theta(n^2)$  messages.

Note that, in any admissible execution, only the message of the processor with the maximal identifier is never swallowed. Therefore, only the processor with the maximal identifier receives a message with its own identifier and will declare itself as a leader. All the other processors receive termination messages and are not chosen as leaders. This implies the correctness of the algorithm.

Clearly, the algorithm never sends more than  $O(n^2)$  messages in any admissible execution. Moreover, there is an admissible execution in which the algorithm sends  $\Theta(n^2)$  messages: Consider the ring where the identifiers of the processors are  $0, \ldots, n-1$  and they are ordered as in Figure 3.2. In this configuration, the message of processor with identifier i is sent exactly i+1 times. Thus the total number of messages, including the n termination messages, is  $n + \sum_{i=0}^{n-1} (i+1) = \Theta(n^2)$ .

## 3.3.2 An $O(n \log n)$ Algorithm

A more efficient algorithm is based on the same idea as the algorithm we have just seen. Again, a processor sends its identifier around the ring and the algorithm guarantees that only the message of the processor with the maximal identifier traverses the whole ring and returns. However, the algorithm employs a more clever method for forwarding identifiers, thus reducing the worst-case number of messages from  $O(n^2)$  to  $O(n \log n)$ .

To describe the algorithm, we first define the k-neighborhood of a processor  $p_i$  in the ring to be the set of processors that are at distance at most k from  $p_i$  in the ring (either to the left or to the right). Note that the k-neighborhood of a processor includes exactly 2k+1 processors.

The algorithm operates in phases; it is convenient to start numbering the phases with 0. In the kth phase a processor tries to become a winner for that phase; to be a winner, it must have the largest id in its  $2^k$ -neighborhood. Only processors that are winners in the kth phase continue to compete in the (k + 1)-st phase. Thus fewer processors proceed to higher phases, until at the end, only one processor is a winner and it is elected as the leader of the whole ring.

In more detail, in phase 0, each processor attempts to become a phase 0 winner and sends a (probe) message containing its identifier to its 1-neighborhood, that is, to each of its two neighbors. If the identifier of the neighbor receiving the probe is greater than the identifier in the probe, it swallows the probe; otherwise, it sends back a (reply) message. If a processor receives a reply from both its neighbors, then the processor becomes a phase 0 winner and continues to phase 1.

In general, in phase k, a processor  $p_i$  that is a phase k-1 winner sends  $\langle \text{probe} \rangle$  messages with its identifier to its  $2^k$ -neighborhood (one in each direction). Each such message traverses  $2^k$  processors one by one. A probe is swallowed by a processor if it contains an identifier that is smaller than its own identifier. If the probe arrives at the last processor in the neighborhood without being swallowed, then that last processor sends back a  $\langle \text{reply} \rangle$  message to  $p_i$ . If  $p_i$  receives replies from both directions, it becomes a phase k winner, and it continues to phase k+1. A processor that receives its own  $\langle \text{probe} \rangle$  message terminates the algorithm as the leader and sends a termination message around the ring.

Note that in order to implement the algorithm, the last processor in a  $2^k$ -neighborhood must return a reply rather than forward a  $\langle \text{probe} \rangle$  message. Thus we have three fields in each  $\langle \text{probe} \rangle$  message: the identifier, the phase number, and a hop counter. The hop counter is initialized to 0, and is incremented by 1 whenever a processor forwards the message. If a processor receives a phase k message with a hop counter  $2^k$ , then it is the last processor in the  $2^k$ -neighborhood.

The pseudocode appears in Algorithm 5. Phase k for a processor corresponds to the period between its sending of a  $\langle \text{probe} \rangle$  message in line 4 or 15 with third parameter k and its sending of a  $\langle \text{probe} \rangle$  message in line 4 or 15 with third parameter k+1. The details of sending the termination message around the ring have been left out in the code, and only the leader terminates.

The correctness of the algorithm follows in the same manner as in the simple algorithm, because they have the same swallowing rules. It is clear that the probes of the processor with the maximal identifier are never swallowed; therefore, this processor will terminate the algorithm as a leader. On the other hand, it is also clear that no other (probe) can traverse the whole ring without being swallowed. Therefore, the processor with the maximal identifier is the only leader elected by the algorithm.

To analyze the worst-case number of messages that is sent during any admissible execution of the algorithm, we first note that the probe distance in phase k is  $2^k$ , and thus the number of messages sent on behalf of a particular competing processor in phase k is  $4 \cdot 2^k$ . How many processors compete in phase k, in the worst case? For k = 0, the number is n, because all processors could begin the algorithm. For  $k \ge 1$ , every processor that is a phase k - 1 winner competes in phase k. The next lemma gives an upper bound on the number of winners in each phase.

**Lemma 3.3** For every  $k \ge 1$ , the number of processors that are phase k winners is at most  $\frac{n}{2k+1}$ .

**Proof.** If a processor  $p_i$  is a phase k winner, then every processor in  $p_i$ 's  $2^k$ -neighborhood must have an id smaller than  $p_i$ 's id. The closest together that two

**Algorithm 5** Asynchronous leader election: code for processor  $p_i$ , 0 < i < n.

Initially, asleep = true

```
1:
     upon receiving no message:
2:
         if asleep then
3:
              asleep := false
4:
              send (probe, id, 0, 1) to left and right
5:
     upon receiving (probe, j,k,d) from left (resp., right):
         if i = id then terminate as the leader
6:
         if j > id and d < 2^k then
7:
                                                                        // forward the message
              send \langle probe, j, k, d + 1 \rangle to right (resp., left)
8:
                                                                     // increment hop counter
         if j > id and d > 2^k then
9:
                                                                        // reply to the message
              send \langle \text{reply}, j, k \rangle to left (resp., right)
10:
                                                          // if j < id, message is swallowed
11: upon receiving \langle \text{reply}, j, k \rangle from left (resp., right):
         if j \neq id then send \langle \text{reply}, j, k \rangle to right (resp., left)
12:
                                                                            // forward the reply
13:
                                                                      // reply is for own probe
              if already received \langle \text{reply}, j, k \rangle from right (resp., left) then
14:
15:
                   send (probe, id, k + 1, 1)
                                                                             // phase k winner
```

phase k winners,  $p_i$  and  $p_j$ , can be is if the left side of  $p_i$ 's  $2^k$ -neighborhood is exactly the right side of  $p_j$ 's  $2^k$ -neighborhood. That is, there are  $2^k$  processors in between  $p_i$  and  $p_j$ . The maximum number of phase k winners is achieved when this dense packing continues around the ring. The number of winners in this case is  $\frac{n}{2^k+1}$ .  $\square$ 

By the previous lemma, there is only one winner once the phase number is at least  $\log(n-1)$ . In the next phase, the winner elects itself as leader. The total number of messages then, including the 4n phase 0 messages and n termination messages, is at most:

$$5n + \sum_{k=1}^{\lceil \log(n-1) \rceil + 1} 4 \cdot 2^k \cdot \frac{n}{2^{k-1} + 1} < 8n(\log n + 2) + 5n$$

To conclude, we have the following theorem:

**Theorem 3.4** There is an asynchronous leader election algorithm whose message complexity is  $O(n \log n)$ .

Note that, in contrast to the simple algorithm of Section 3.3.1, this algorithm uses bidirectional communication on the ring. The message complexity of this algorithm is not optimal with regard to the constant factor, 8; the chapter notes discuss papers that achieve smaller constant factors.

## 3.3.3 An $\Omega(n \log n)$ Lower Bound

In this section, we show that the leader election algorithm of Section 3.3.2 is asymptotically optimal. That is, we show that any algorithm for electing a leader in an asynchronous ring sends at least  $\Omega(n \log n)$  messages. The lower bound we prove is for uniform algorithms, namely, algorithms that do not know the size of the ring.

We prove the lower bound for a special variant of the leader election problem, where the elected leader must be the processor with the maximum identifier in the ring; in addition, all the processors must know the identifier of the elected leader. That is, before terminating each processor writes to a special variable the identity of the elected leader. The proof of the lower bound for the more general definition of the leader election problem follows by reduction and is left as Exercise 3.5.

Assume we are given a uniform algorithm A that solves the above variant of the leader election problem. We will show that there exists an admissible execution of A in which  $\Omega(n \log n)$  messages are sent. Intuitively, this is done by building a "wasteful" execution of the algorithm for rings of size n/2, in which many messages are sent. Then we "paste together" two different rings of size n/2 to form a ring of size n/2, in such a way that we can combine the wasteful executions of the smaller rings and force  $\Theta(n)$  additional messages to be received.

Although the preceding discussion referred to pasting together executions, we will actually work with schedules. The reason is that executions include configurations, which pin down the number of processors in the ring. We will want to apply the same sequence of events to different rings, with different numbers of processors. Before presenting the details of the lower bound proof, we first define schedules that can be "pasted together."

**Definition 3.1** A schedule  $\sigma$  of A for a particular ring is open if there exists an edge e of the ring such that in  $\sigma$  no message is delivered over the edge e in either direction; e is an open edge of  $\sigma$ .

Note that an open schedule need not be admissible; in particular, it can be finite, and processors may not have terminated yet.

Intuitively, because the processors do not know the size of the ring, we can paste together two open schedules of two small rings to form an open schedule of a larger ring. Note that this argument relies on the fact that the algorithm is uniform and works in the same manner for every ring size.

We now give the details. For clarity of presentation, we assume that n is an integral power of 2 for the rest of the proof. (Exercise 3.6 asks you to prove the lower bound for other values of n.)

**Theorem 3.5** For every n and every set of n identifiers, there is a ring using those identifiers that has an open schedule of A in which at least M(n) messages are received, where M(2) = 1 and  $M(n) = 2M(\frac{n}{2}) + \frac{1}{2}(\frac{n}{2} - 1)$  for n > 2.

Since  $M(n) = \Theta(n \log n)$ , this theorem implies the desired lower bound. The proof of the theorem is by induction. Lemma 3.6 is the base case  $(n = 2^1)$  and




Fig. 3.3 Illustration for Lemma 3.6.

Lemma 3.7 is the inductive step  $(n=2^i, i>1)$ . For the base case ring consisting of two processors, we assume that there are actually two distinct links connecting the processors.

**Lemma 3.6** For every set consisting of two identifiers, there is a ring R using those two identifiers that has an open schedule of A in which at least one message is received.

**Proof.** Assume R contains processors  $p_0$  and  $p_1$  and the identifier of  $p_0$  (say, x) is larger than the identifier of  $p_1$  (say, y) (see Fig. 3.3).

Let  $\alpha$  be an admissible execution of A on the ring. Since A is correct, eventually  $p_1$  must write  $p_0$ 's identifier x in  $\alpha$ . Note that at least one message must be received in  $\alpha$ ; otherwise, if  $p_1$  does not get a message from  $p_0$  it cannot discover that the identifier of  $p_0$  is x. Let  $\sigma$  be the shortest prefix of the schedule of  $\alpha$  that includes the first event in which a message is received. Note that the edge other than the one over which the first message is received is open. Since exactly one message is received in  $\sigma$  and one edge is open,  $\sigma$  is clearly an open schedule that satisfies the requirements of the lemma.

The next lemma provides the inductive step of the pasting procedure. As mentioned above, the general approach is to take two open schedules on smaller rings in which many messages are received and to paste them together at the open edges into an open schedule on the bigger ring in which the same messages plus extra messages are received. Intuitively, one can see that two open schedules can be pasted together and still behave the same (this will be proved formally below). The key step, however, is forcing the additional messages to be received. After the two smaller rings are pasted together, the processors in the half that does not contain the eventual leader must somehow learn the id of the eventual leader, and this can only occur through message exchanges. We unblock the messages delayed on the connecting open edges and continue the schedule, arguing that many messages must be received. Our main problem is how to do this in a way that will yield an open schedule on the bigger ring so that the lemma can be applied inductively. The difficulty is that if we pick in advance which of the two edges connecting the two parts to unblock, then the algorithm can choose to wait for information on the other edge. To avoid this problem, we first create a 'test' schedule, learning which of the two edges, when





Fig. 3.4  $R_1$  and  $R_2$ .



**Fig. 3.5** Pasting together  $R_1$  and  $R_2$  into R.

unblocked, causes the larger number of messages to be received. We then go back to our original pasted schedule and only unblock that edge.

**Lemma 3.7** Choose n > 2. Assume that for every set of  $\frac{n}{2}$  identifiers, there is a ring using those identifiers that has an open schedule of A in which at least  $M(\frac{n}{2})$ messages are received. Then for every set of n identifiers, there is a ring using those identifiers that has an open schedule of A in which at least  $2M(\frac{n}{2}) + \frac{1}{2}(\frac{n}{2} - 1)$ messages are received.

**Proof.** Let S be a set of n identifiers. Partition S into two sets  $S_1$  and  $S_2$ , each of size  $\frac{n}{2}$ . By assumption, there exists a ring  $R_1$  using the identifiers in  $S_1$  that has an open schedule  $\sigma_1$  of A in which at least  $M(\frac{n}{2})$  messages are received. Similarly, there exists ring  $R_2$  using the identifiers in  $S_2$  that has an open schedule  $\sigma_2$  of A in which at least  $M(\frac{n}{2})$  messages are received. Let  $e_1$  and  $e_2$  be the open edges of  $\sigma_1$  and  $\sigma_2$ , respectively. Denote the processors adjacent to  $e_1$  by  $p_1$  and  $q_1$  and the processors adjacent to  $e_2$  by  $p_2$  and  $q_2$ . Paste  $R_1$  and  $R_2$  together by deleting edges  $e_1$  and  $e_2$  and connecting  $p_1$  to  $p_2$  with edge  $e_p$  and  $q_1$  to  $q_2$  with edge  $e_q$ ; denote the resulting ring by R. (This is illustrated in Figs. 3.4 and 3.5.)

We now show how to construct an open schedule  $\sigma$  of A on R in which  $2M(\frac{n}{2})$  +  $\frac{1}{2}(\frac{n}{2}-1)$  messages are received. The idea is to first let each of the smaller rings execute its wasteful open schedule separately.

We now explain why  $\sigma_1$  followed by  $\sigma_2$  constitutes a schedule for A in the ring R. Consider the occurrence of the event sequence  $\sigma_1$  starting in the initial configuration for ring R. Since the processors in  $R_1$  cannot distinguish during these events whether  $R_1$  is an independent ring or a sub-ring of R, they execute  $\sigma_1$  exactly as though  $R_1$ 

was independent. Consider the subsequent occurrence of the event sequence  $\sigma_2$  in the ring R. Again, since no messages are delivered on the edges that connect  $R_1$  and  $R_2$ , processors in  $R_2$  cannot distinguish during these events whether  $R_2$  is an independent ring or a sub-ring of R. Note the crucial dependence on the uniformity assumption.

Thus  $\sigma_1\sigma_2$  is a schedule for R in which at least  $2M(\frac{n}{2})$  messages are received. We now show how to force the algorithm into receiving  $\frac{1}{2}(\frac{n}{2}-1)$  additional messages by unblocking either  $e_p$  or  $e_q$ , but not both.

Consider every finite schedule of the form  $\sigma_1\sigma_2\sigma_3$  in which  $e_p$  and  $e_q$  both remain open. If there is a schedule in which at least  $\frac{1}{2}(\frac{n}{2}-1)$  messages are received in  $\sigma_3$ , then the lemma is proved.

Suppose there is no such schedule. Then there exists some schedule  $\sigma_1\sigma_2\sigma_3$  that results in a "quiescent" configuration in the corresponding execution. A processor state is said to be *quiescent* if there is no sequence of computation events from that state in which a message is sent. That is, the processor will not send another message until it receives a message. A configuration is said to be *quiescent* (with respect to  $e_p$  and  $e_q$ ) if no messages are in transit except on the open edges  $e_p$  and  $e_q$  and every processor is in a quiescent state.

Assume now, without loss of generality, that the processor with the maximal identifier in R is in the sub-ring  $R_1$ . Since no message is delivered from  $R_1$  to  $R_2$ , processors in  $R_2$  do not know the identifier of the leader, and therefore no processor in  $R_2$  can terminate at the end of  $\sigma_1 \sigma_2 \sigma_3$  (as in the proof of Lemma 3.6).

We claim that in every admissible schedule extending  $\sigma_1\sigma_2\sigma_3$ , every processor in the sub-ring  $R_2$  must receive at least one additional message before terminating. This holds because a processor in  $R_2$  can learn the identifier of the leader only through messages that arrive from  $R_1$ . Since in  $\sigma_1\sigma_2\sigma_3$  no message is delivered between  $R_1$  and  $R_2$ , such a processor will have to receive another message before it can terminate. This argument depends on the assumption that all processors must learn the id of the leader.

The above argument clearly implies that an additional  $\Omega(\frac{n}{2})$  messages must be received on R. However, we cannot conclude our proof here because the above claim assumes that both  $e_p$  and  $e_q$  are unblocked (becasue the schedule must be admissible), and thus the resulting schedule is not open. We cannot a priori claim that many messages will be received if  $e_p$  alone is unblocked, because the algorithm might decide to wait for messages on  $e_q$ . However, we can prove that it suffices to unblock only one of  $e_p$  or  $e_q$  and still force the algorithm to receive  $\Omega(\frac{n}{2})$  messages. This is done in the next claim.

**Claim 3.8** There exists a finite schedule segment  $\sigma_4$  in which  $\frac{1}{2}(\frac{n}{2}-1)$  messages are received, such that  $\sigma_1\sigma_2\sigma_3\sigma_4$  is an open schedule in which either  $e_p$  or  $e_q$  is open.

**Proof.** Let  $\sigma_4''$  be such that  $\sigma_1\sigma_2\sigma_3\sigma_4''$  is an admissible schedule. Thus all messages are delivered on  $e_p$  and  $e_q$  and all processors terminate. As we argued above, since each of the processors in  $R_2$  must receive a message before termination, at least  $\frac{n}{2}$  messages are received in  $\sigma_4''$  before A terminates. Let  $\sigma_4'$  be the shortest prefix of  $\sigma_4''$  in which  $\frac{n}{2}-1$  messages are received. Consider all the processors in R that received




Fig. 3.6 Illustration for Claim 3.8.

messages in  $\sigma_4'$ . Since  $\alpha_4'$  starts in a quiescent configuration in which messages are in transit only on  $e_p$  and  $e_q$ , these processors form two consecutive sets of processors P and Q. P contains the processors that are awakened because of the unblocking of  $e_p$  and thus contains at least one of  $p_1$  and  $p_2$ . Similarly, Q contains the processors that are awakened because of the unblocking of  $e_q$  and thus contains at least one of  $q_1$  and  $q_2$  (see Fig. 3.6).

Since at most  $\frac{n}{2}-1$  processors are included in these sets and the sets are consecutive, it follows that the two sets are disjoint. Furthermore, the number of messages received by processors in one of the sets is at least  $\frac{1}{2}(\frac{n}{2}-1)$ . Without loss of generality, assume this set is P, that is, the one containing  $p_1$  or  $p_2$ . Let  $\sigma_4$  be the subsequence of  $\sigma_4'$  that contains only the events on processors in P. Since in  $\sigma_4'$  there is no communication between processors in P and processors in P,  $\sigma_1\sigma_2\sigma_3\sigma_4$  is a schedule. By assumption, at least  $\frac{1}{2}(\frac{n}{2}-1)$  messages are received in  $\sigma_4$ . Furthermore, by construction, no message is delivered on  $e_q$ . Thus  $\sigma_1\sigma_2\sigma_3\sigma_4$  is the desired open schedule.

To summarize, we started with two separate schedules on  $R_1$  and  $R_2$ , in which  $2M(\frac{n}{2})$  messages were received. We then forced the ring into a quiescent configuration. Finally, we forced  $\frac{1}{2}(\frac{n}{2}-1)$  additional messages to be received from the quiescent configuration, while keeping either  $e_p$  or  $e_q$  open. Thus we have constructed an open schedule in which at least  $2M(\frac{n}{2})+\frac{1}{2}(\frac{n}{2}-1)$  messages are received.

#### 3.4 SYNCHRONOUS RINGS

We now turn to the problem of electing a leader in a synchronous ring. Again, we present both upper and lower bounds. For the upper bound, two leader election algo-

rithms that require O(n) messages are presented. Obviously, the message complexity of these algorithms is optimal. However, the running time is not bounded by any function (solely) of the ring size, and the algorithms use processor identifiers in an unusual way. For the lower bound, we show that any algorithm that is restricted to use only comparisons of identifiers, or is restricted to be time bounded (that is, to terminate in a number of rounds that depends only on the ring size), requires at least  $\Omega(n \log n)$  messages.

## 3.4.1 An $O(oldsymbol{n})$ Upper Bound

The proof of the  $\Omega(n \log n)$  lower bound for leader election in an asynchronous ring presented in Section 3.3.3, heavily relied on delaying messages for arbitrarily long periods. It is natural to wonder whether better results can be achieved in the synchronous model, where message delay is fixed. As we shall see, in the synchronous model information can be obtained not only by receiving a message but also by *not* receiving a message in a certain round.

In this section, two algorithms for electing a leader in a synchronous ring are presented. Both algorithms require O(n) messages. The algorithms are presented for a unidirectional ring, where communication is in the clockwise direction. Of course, the same algorithms can be used for bidirectional rings. The first algorithm is nonuniform, and requires all processors in the ring to start at the same round, as is provided for in the synchronous model. The second algorithm is uniform, and processors may start in different rounds, that is, the algorithm works in a model that is slightly weaker than the standard synchronous model.

**3.4.1.1 The Nonuniform Algorithm** The nonuniform algorithm elects the processor with the minimal identifier to be the leader. It works in phases, each consisting of n rounds. In phase i ( $i \ge 0$ ), if there is a processor with identifier i, it is elected as the leader, and the algorithm terminates. Therefore, the processor with the minimal identifier is elected.

In more detail, phase i includes rounds  $n \cdot i + 1, n \cdot i + 2, \dots, n \cdot i + n$ . At the beginning of phase i, if a processor's identifier is i, and it has not terminated yet, the processor sends a message around the ring and terminates as a leader. If the processor's identifier is not i and it receives a message in phase i, it forwards the message and terminates the algorithm as a non-leader.

Because identifiers are distinct, it is clear that the unique processor with the minimal identifier terminates as a leader. Moreover, exactly n messages are sent in the algorithm; these messages are sent in the phase in which the winner is found. The number of rounds, however, depends on the minimal identifier in the ring. More precisely, if m is the minimal identifier, then the algorithm takes  $n \cdot (m+1)$  rounds.

Note that the algorithm depends on the requirements mentioned—knowledge of n and synchronized start. The next algorithm overcomes these restrictions.

**3.4.1.2 The Uniform Algorithm** The next leader election algorithm does not require knowledge of the ring size. In addition, the algorithm works in a slightly

weakened version of the standard synchronous model, in which the processors do not necessarily start the algorithm simultaneously. More precisely, a processor either wakes up spontaneously in an arbitrary round or wakes up upon receiving a message from another processor (see Exercise 3.7).

The uniform algorithm uses two new ideas. First, messages that originate at different processors are forwarded at different rates. More precisely, a message that originates at a processor with identifier i is delayed  $2^i-1$  rounds at each processor that receives it, before it is forwarded clockwise to the next processor. Second, to overcome the unsynchronized starts, a preliminary wake-up phase is added. In this phase, each processor that wakes up spontaneously sends a "wake-up" message around the ring; this message is forwarded without delay. A processor that receives a wake-up message before starting the algorithm does not participate in the algorithm and will only act as a relay, forwarding or swallowing messages. After the preliminary phase the leader is elected among the set of participating processors.

The wake-up message sent by a processor contains the processor's identifier. This message travels at a regular rate of one edge per round and eliminates all the processors that are not awake when they receive the message. When a message from a processor with identifier i reaches a participating processor, the message starts to travel at a rate of  $2^i$ ; to accomplish this slowdown, each processor that receives such a message delays it for  $2^i - 1$  rounds before forwarding it. Note that after a message reaches an awake processor, all processors it will reach are awake. A message is in the *first phase* until it is received by a participating processor; after reaching a participating processor, a message is in the *second phase*, and it is forwarded at a rate of  $2^i$ .

Throughout the algorithm, processors forward messages. However, as in previous leader election algorithms we have seen, processors sometimes swallow messages without forwarding them. In this algorithm, messages are swallowed according to the following rules:

- 1. A participating processor swallows a message if the identifier in the message is larger than the minimal identifier it has seen so far, including its own identifier.
- 2. A relay processor swallows a message if the identifier in the message is larger than the minimal identifier it has seen so far, not including its own id.

The pseudocode appears in Algorithm 6.

As we prove below, n rounds after the first processor wakes up, only second-phase messages are left, and the leader is elected among the participating processors. The swallowing rules guarantee that only the participating processor with the smallest identifier receives its message back and terminates as a leader. This is proved in Lemma 3.9.

For each i,  $0 \le i < n$ , let  $id_i$  be the identifier of processor  $p_i$  and  $\langle id_i \rangle$  be the message originated by  $p_i$ .

**Lemma 3.9** Only the processor with the smallest identifier among the participating processors receives its own message back.

### **Algorithm 6** Synchronous leader election: code for processor $p_i$ , $0 \le i < n$ .

Initially waiting is empty and status is asleep

```
let R be the set of messages received in this computation event
2:
    S := \emptyset
                                                                // the messages to be sent
    if status = asleep then
3:
4:
         if R is empty then
                                                                // woke up spontaneously
5:
             status := participating
6:
             min := id
7:
             add \langle id, 1 \rangle to S
                                                                     // first phase message
8:
         else
9:
             status := relay
10:
             min := \infty
9:
     for each \langle m, h \rangle in R do
10:
         if m < min then
11:
             become not elected
12:
             min := m
13:
             if (status = relay) and (h = 1) then
                                                                     // m stays first phase
14:
                  add \langle m, h \rangle to S
15:
             else
                                                           // m is/becomes second phase
16:
                  add \langle m,2 \rangle to waiting tagged with current round number
17:
         elseif m = id then become elected
                                              // if m > min then message is swallowed
18: for each \langle m, 2 \rangle in waiting do
         if \langle m,2\rangle was received 2^m-1 rounds ago then
19:
20:
             remove \langle m \rangle from waiting and add to S
21: send S to left
```

**Proof.** Let  $p_i$  be the participating processor with the smallest identifier. (Note that at least one processor must participate in the algorithm.) Clearly, no processor, participating or not, can swallow  $\langle id_i \rangle$ .

Furthermore, since  $\langle id_i \rangle$  is delayed at most  $2^{id_i}$  rounds at each processor,  $p_i$  eventually receives its message back.

Assume, by way of contradiction, that some other processor  $p_j$ ,  $j \neq i$ , also receives back its message  $\langle id_j \rangle$ . Thus,  $\langle id_j \rangle$  must pass through all the processors in the ring, including  $p_i$ . But  $id_i < id_j$ , and since  $p_i$  is a participating processor, it does not forward  $\langle id_j \rangle$ , a contradiction.

The above lemma implies that exactly one processor receives its message back. Thus this processor will be the only one to declare itself a leader, implying the

correctness of the algorithm. We now analyze the number of messages sent during an admissible execution of the algorithm.

To calculate the number of messages sent during an admissible execution of the algorithm we divide them into three categories:

- First-phase messages
- 2. Second-phase messages sent before the message of the eventual leader enters its second phase
- Second-phase messages sent after the message of the eventual leader enters its second phase

**Lemma 3.10** The total number of messages in the first category is at most n.

**Proof.** We show that at most one first-phase message is forwarded by each processor, which implies the lemma.

Assume, by way of contradiction, that some processor  $p_i$  forwards two messages in their first phase,  $\langle id_j \rangle$  from  $p_j$  and  $\langle id_k \rangle$  from  $p_k$ . Assume, without loss of generality, that  $p_j$  is closer to  $p_i$  than  $p_k$  is to  $p_i$ , in terms of clockwise distance. Thus,  $\langle id_k \rangle$  must pass through  $p_j$  before it arrives at  $p_i$ . If  $\langle id_k \rangle$  arrives at  $p_j$  after  $p_j$  woke up and sent  $\langle id_j \rangle$ ,  $\langle id_k \rangle$  continues as a second-phase message, at a rate of  $2^{id_k}$ ; otherwise,  $p_j$  does not participate and  $\langle id_j \rangle$  is not sent. Thus either  $\langle id_k \rangle$  arrives at  $p_i$  as a second phase message or  $\langle id_j \rangle$  is not sent, a contradiction.

Let r be the first round in which some processor starts executing the algorithm, and let  $p_i$  be one of these processors. To bound the number of messages in the second category, we first show that n rounds after the first processor starts executing the algorithm, all messages are in their second phase.

**Lemma 3.11** If  $p_j$  is at (clockwise) distance k from  $p_i$ , then a first-phase message is received by  $p_j$  no later than round r + k.

**Proof.** The proof is by induction on k. The base case, k=1, is obvious because  $p_i$ 's neighbor receives  $p_i$ 's message in round r+1. For the inductive step, assume that the processor at (clockwise) distance k-1 from  $p_i$  receives a first-phase message no later than round r+k-1. If this processor is already awake when it receives the first-phase message, it has already sent a first-phase message to its neighbor  $p_j$ ; otherwise, it forwards the first-phase message to  $p_j$  in round  $p_j$ :

**Lemma 3.12** The total number of messages in the second category is at most n.

**Proof.** As shown in the proof of Lemma 3.10, at most one first-phase message is sent on each edge. Since by round r+n one first-phase message was sent on every edge, it follows that after round r+n no first-phase messages are sent. By Lemma 3.11, the message of the eventual leader enters its second phase at most n rounds after the first message of the algorithm is sent. Thus messages from the second category are sent only in the n rounds following the round in which the first processor woke up.

Message  $\langle i \rangle$  in its second phase is delayed  $2^i-1$  rounds before being forwarded. Thus  $\langle i \rangle$  is sent at most  $\frac{n}{2^i}$  times in this category. Since messages containing smaller identifiers are forwarded more often, the maximum number of messages is obtained when all the processors participate, and when the identifiers are as small as possible, that is,  $0,1,\ldots,n-1$ . Note that second-phase messages of the eventual leader (in our case, 0) are not counted in this category. Thus the number of messages in the second category is at most  $\sum_{i=1}^{n-1} \frac{n}{2^i} \leq n$ .

Let  $p_i$  be the processor with the minimal identifier; no processor forwards a message after it forwards  $\langle id_i \rangle$ . Once  $\langle id_i \rangle$  returns to  $p_i$ , all the processors in the ring have already forwarded it, and therefore we have the following lemma:

**Lemma 3.13** No message is forwarded after  $\langle id_i \rangle$  returns to  $p_i$ .

**Lemma 3.14** The total number of messages in the third category is at most 2n.

**Proof.** Let  $p_i$  be the eventual leader, and let  $p_j$  be some other participating processor. By Lemma 3.9,  $id_i < id_j$ . By Lemma 3.13, there are no messages in the ring after  $p_i$  receives its message back. Since  $\langle id_i \rangle$  is delayed at most  $2^{id_i}$  rounds at each processor, at most  $n \cdot 2^{id_i}$  rounds are needed for  $\langle id_i \rangle$  to return to  $p_i$ . Therefore, messages in the third category are sent only during  $n \cdot 2^{id_i}$  rounds. During these rounds,  $\langle id_i \rangle$  is forwarded at most

$$\frac{1}{2^{id_i}} \cdot n \cdot 2^{id_i} = n \cdot 2^{id_i - id_j}$$

times. Hence, the total number of messages transmitted in this category is at most

$$\sum_{j=0}^{n-1} \frac{n}{2^{id_j - id_i}}$$

By the same argument as in the proof of Lemma 3.12, this is less than or equal to

$$\sum_{k=0}^{n-1} \frac{n}{2^k} \le 2n$$

Lemmas 3.10, 3.12, and 3.14 imply:

**Theorem 3.15** There is a synchronous leader election algorithm whose message complexity is at most 4n.

Now consider the time complexity of the algorithm. By Lemma 3.13, the computation ends when the elected leader receives its message back. This happens within  $O(n2^i)$  rounds since the first processor starts executing the algorithm, where i is the identifier of the elected leader.

## 3.4.2 An $\Omega(n \log n)$ Lower Bound for Restricted Algorithms

In Section 3.4.1, we presented two algorithms for electing a leader in synchronous rings whose worst-case message complexity is O(n). Both algorithms have two undesirable properties. First, they use the identifiers in a nonstandard manner (to decide how long a message should be delayed). Second, and more importantly, the number of rounds in each admissible execution depends on the identifiers of processors. The reason this is undesirable is that the identifiers of the processors can be huge relative to n.

In this section, we show that both of these properties are inherent for any message efficient algorithm. Specifically, we show that if an algorithm uses the identifiers only for comparisons it requires  $\Omega(n \log n)$  messages. Then we show, by reduction, that if an algorithm is restricted to use a bounded number of rounds, independent of the identifiers, then it also requires  $\Omega(n \log n)$  messages.

The synchronous lower bounds cannot be derived from the asynchronous lower bound (of Theorem 3.5), because the algorithms presented in Section 3.4.1 indicate that additional assumptions are necessary for the synchronous lower bound to hold. The synchronous lower bound holds even for nonuniform algorithms, whereas the asynchronous lower bound holds only for uniform algorithms. Interestingly, the converse derivation, of the asynchronous result from the synchronous, is correct and provides an asynchronous lower bound for nonuniform algorithms, as explored in Exercise 3.11.

## **3.4.2.1 Comparison-Based Algorithms** In this section, we formally define the concept of comparison-based algorithms.

For the purpose of the lower bound, we assume that all processors begin executing at the same round.

Recall that a ring is specified by listing the processors' identifiers in clockwise order, beginning with the smallest identifier. Note that in the synchronous model an admissible execution of the algorithm is completely defined by the initial configuration, because there is no choice of message delay or relative order of processor steps. The initial configuration of the system, in turn, is completely defined by the ring, that is, by the listing of processors' identifiers according to the above rule. When the choice of algorithm is clear from context, we will denote the admissible execution determined by ring R as exec(R).

Two processors,  $p_i$  in ring  $R_1$  and  $p_j$  in ring  $R_2$ , are matching if they both have the same position in the respective ring specification. Note that matching processors are at the same distance from the processor with the smallest identifier in the respective rings.

Intuitively, an algorithm is comparison based if it behaves the same on rings that have the same order pattern of the identifiers. Formally, two rings,  $x_0, \ldots, x_{n-1}$  and  $y_0, \ldots, y_{n-1}$ , are *order equivalent* if for every i and j,  $x_i < x_j$  if and only if  $y_i < y_j$ . Recall that the k-neighborhood of a processor  $p_i$  in a ring is the sequence of 2k + 1 identifiers of processors  $p_{i-k}, \ldots, p_{i-1}, p_i, p_{i+1}, \ldots, p_{i+k}$  (all indices are calculated

modulo n). We extend the notion of order equivalence to k-neighborhoods in the obvious manner.

We now define what it means to "behave the same." Intuitively, we would like to claim that in the admissible executions on order equivalent rings  $R_1$  and  $R_2$ , the same messages are sent and the same decisions are made. In general, however, messages sent by the algorithm contain identifiers of processors; thus messages sent on  $R_1$  will be different from messages sent on  $R_2$ . For our purpose, however, we concentrate on the message pattern, that is, when and where messages are sent, rather than their content, and on the decisions. Specifically, consider two executions  $\alpha_1$  and  $\alpha_2$  and two processors  $p_i$  and  $p_j$ . We say that the behavior of  $p_i$  in  $\alpha_1$  is similar in round k to the behavior of  $p_j$  in  $\alpha_2$  if the following conditions are satisfied:

- 1.  $p_i$  sends a message to its left (right) neighbor in round k in  $\alpha_1$  if and only if  $p_j$  sends a message to its left (right) neighbor in round k in  $\alpha_2$
- 2.  $p_i$  terminates as a leader in round k of  $\alpha_1$  if and only if  $p_j$  terminates as a leader in round k of  $\alpha_2$

We say that that the behaviors of  $p_i$  in  $\alpha_1$  and  $p_j$  in  $\alpha_2$  are *similar* if they are similar in all rounds  $k \geq 0$ . We can now formally define comparison-based algorithms.

**Definition 3.2** An algorithm is comparison based if for every pair of order-equivalent rings  $R_1$  and  $R_2$ , every pair of matching processors have similar behaviors in  $exec(R_1)$  and  $exec(R_2)$ .

3.4.2.2 Lower Bound for Comparison-Based Algorithms Let A be a comparison-based leader election algorithm. The proof considers a ring that is highly symmetric in its order patterns, that is, a ring in which there are many order-equivalent neighborhoods. Intuitively, as long as two processors have order-equivalent neighborhoods they behave the same under A. We derive the lower bound by executing A on a highly symmetric ring and arguing that if a processor sends a message in a certain round, then all processors with order-equivalent neighborhoods also send a message in that round.

A crucial point in the proof is to distinguish rounds in which information is obtained by processors from rounds in which no information is obtained. Recall that in a synchronous ring it is possible for a processor to obtain information even without receiving a message. For example, in the nonuniform algorithm of Section 3.4.1, the fact that no message is received in rounds 1 through n implies that no processor in the ring has the identifier 0. The key to the proof that follows is the observation that the nonexistence of a message in a certain round r is useful to processor  $p_i$  only if a message could have been received in this round in a different, but order-equivalent, ring. For example, in the nonuniform algorithm, if some processor in the ring had the identifier 0, a message would have been received in rounds  $1, \ldots, n$ . Thus a round in which no message is sent in any order-equivalent ring is not useful. Such useful rounds are called active, as defined below:

**Definition 3.3** A round r is active in an execution on a ring R if some processor sends a message in round r of the execution. When R is understood from context, we denote by  $r_k$  the index of the kth active round.

Recall that, by definition, a comparison-based algorithm generates similar behaviors on order-equivalent rings. This implies that, for order equivalent rings  $R_1$  and  $R_2$ , a round is active in  $exec(R_1)$  if and only if it is active in  $exec(R_2)$ .

Because information in messages can travel only k processors around the ring in k rounds, the state of a processor after round k depends only on its k-neighborhood. We have, however, a stronger property that the state of a processor after the kth active round depends only on its k-neighborhood. This captures the above intuition that information is obtained only in active rounds and is formally proved in Lemma 3.16. Note that the lemma does not require that the processors be matching (otherwise the claim follows immediately from the definition) but does require that their neighborhoods be identical. This lemma requires the hypothesis that the two rings be order equivalent. The reason is to ensure that the two executions under consideration have the same set of active rounds; thus  $r_k$  is well-defined.

**Lemma 3.16** Let  $R_1$  and  $R_2$  be order-equivalent rings, and let  $p_i$  in  $R_1$  and  $p_j$  in  $R_2$  be two processors with identical k-neighborhoods. Then the sequence of transitions that  $p_i$  experiences in rounds l through  $r_k$  of  $exec(R_1)$  is the same as the sequence of transitions that  $p_j$  experiences in rounds l through  $r_k$  of  $exec(R_2)$ .


**Proof.** Informally, the proof shows that after k active rounds, a processor may learn only about processors that are at most k away from itself.

The formal proof follows by induction on k. For the base case k=0, note that two processors with identical 0-neighborhoods have the same identifiers, and thus they are in the same state.

For the inductive step, assume that every two processors with identical (k-1)-neighborhoods are in the same state after the (k-1)-st active round. Since  $p_i$  and  $p_j$  have identical k-neighborhoods, they also have identical (k-1)-neighborhoods; therefore, by the inductive hypothesis,  $p_i$  and  $p_j$  are in the same state after the (k-1)-st active round. Furthermore, their respective neighbors have identical (k-1)-neighborhoods. Therefore, by the inductive hypothesis, their respective neighbors are in the same state after the (k-1)-st active round.

In the rounds between the (k-1)-st active round and the kth active round (if there are any), no processor receives any message and thus  $p_i$  and  $p_j$  remain in the same state as each other, and so do their respective neighbors. (Note that  $p_i$  might change its state during the nonactive rounds, but since  $p_j$  has the same transition function, it makes the same state transition.) In the kth active round, if both  $p_i$  and  $p_j$  do not receive messages they are in the same states at the end of the round. If  $p_i$  receives a message from its right neighbor,  $p_j$  also receives an identical message from its

<sup>&</sup>lt;sup>1</sup>Recall that once the ring is fixed, the whole admissible execution is determined because the system is synchronous.



**Fig. 3.7** Example for the proof of Lemma 3.17; k = 1 and n = 8.

right neighbor, because the neighbors are in the same state, and similarly for the left neighbor. Hence,  $p_i$  and  $p_j$  are in the same state at the end of the kth active round, as needed.

Lemma 3.17 extends the above claim from processors with identical k-neighborhoods to processors with order-equivalent k-neighborhoods. It relies on the fact that A is comparison based. Furthermore, it requires the ring R to be spaced, which intuitively means that for every two identifiers in R, there are n unused identifiers between them, where n is the size of the ring. Formally, a ring of size n is spaced if for every identifier x in the ring, the identifiers x-1 through x-n are not in the ring.


**Lemma 3.17** Let R be a spaced ring and let  $p_i$  and  $p_j$  be two processors with order-equivalent k-neighborhoods in R. Then  $p_i$  and  $p_j$  have similar behaviors in rounds 1 through  $r_k$  of exec(R).

**Proof.** We construct another ring R' that satisfies the following:

- $p_j$ 's k-neighborhood is the same as  $p_i$ 's k-neighborhood from R
- the identifiers in R' are unique
- R' is order equivalent to R with  $p_i$  in R' matching  $p_j$  in R

R' can be constructed because R is spaced (see an example in Fig. 3.7).

By Lemma 3.16, the sequence of transitions that  $p_i$  experiences in rounds 1 through  $r_k$  of exec(R) is the same as the sequence of transitions that  $p_j$  experiences in rounds 1 through  $r_k$  of exec(R'). Thus  $p_i$ 's behavior in rounds 1 through  $r_k$  of exec(R) is similar to  $p_j$ 's behavior in rounds 1 through  $r_k$  of exec(R'). Since the algorithm is comparison based and  $p_j$  in R' is matching to  $p_j$  in R,  $p_j$ 's behavior in rounds 1 through  $r_k$  of exec(R') is similar to  $p_j$ 's behavior in rounds 1 through  $r_k$  of exec(R').



**Fig. 3.8** The ring  $R_8^{\text{rev}}$ .

Thus  $p_i$ 's behavior and  $p_j$ 's behavior in rounds 1 through  $r_k$  of exec(R) are similar.

We can now prove the main theorem:

**Theorem 3.18** For every  $n \ge 8$  that is a power of 2, there exists a ring  $S_n$  of size n such that for every synchronous comparison-based leader election algorithm A,  $\Omega(n \log n)$  messages are sent in the admissible execution of A on  $S_n$ .

**Proof.** Fix any such algorithm A. The key to this proof is the construction of  $S_n$ , a highly symmetric ring, in which many processors have many order equivalent neighborhoods.  $S_n$  is constructed in two steps.

First, define the n-processor ring  $R_n^{\rm rev}$  as follows. For each i,  $0 \le i < n$ , let  $p_i$ 's identifier be  ${\rm rev}(i)$ , where  ${\rm rev}(i)$  is the integer whose binary representation using  $\log n$  bits is the reverse of the binary representation of i. (See the special case n=8 in Fig. 3.8.) Consider any partitioning of  $R_n^{\rm rev}$  into consecutive segments of length j, where j is a power of 2. It can be shown that all these segments are order equivalent (see Exercise 3.9).

 $S_n$  is a spaced version of  $R_n^{\text{rev}}$ , obtained by multiplying each identifier in  $R_n^{\text{rev}}$  by n+1 and then adding n to it. These changes do not alter the order equivalence of segments.

Lemma 3.19 quantifies how many order-equivalent neighborhoods of a given size there are in  $S_n$ . This result is then used to show, in Lemma 3.20, a lower bound on the number of active rounds of the algorithms and to show, in Lemma 3.21, a lower bound on the number of messages sent in each active round. The desired bound of  $\Omega(n \log n)$  is obtained by combining the latter two bounds.

**Lemma 3.19** For all k < n/8, and for all k-neighborhoods N of  $S_n$ , there are more than  $\frac{n}{2(2k+1)}$  k-neighborhoods of  $S_n$  that are order equivalent to N (including N itself).

**Proof.** N consists of a sequence of 2k+1 identifiers. Let j be the smallest power of 2 that is bigger than 2k+1. Partition  $S_n$  into  $\frac{n}{j}$  consecutive segments such that one segment totally encompasses N. By the construction of  $S_n$ , all of these segments are order equivalent. Thus there are at least  $\frac{n}{j}$  neighborhoods that are order equivalent to N. Since j < 2(2k+1), the number of neighborhoods order equivalent to N is more than  $\frac{n}{2(2k+1)}$ .

**Lemma 3.20** The number of active rounds in  $exec(S_n)$  is at least n/8.

**Proof.** Let T be the number of active rounds. Suppose in contradiction T < n/8. Let  $p_i$  be the processor that is elected the leader in  $exec(S_n)$ . By Lemma 3.19, there are more than  $\frac{n}{2(2T+1)}$  T-neighborhoods that are order equivalent to  $p_i$ 's T-neighborhood. By assumption on T,

$$\frac{n}{2(2T+1)} > \frac{n}{2(2n/8+1)} = \frac{2n}{n+4}$$

and, since  $n \ge 8$ ,  $\frac{2n}{n+4} > 1$ . Thus there exists some processor  $p_j$  other than  $p_i$  whose T-neighborhood is order equivalent to  $p_i$ 's T-neighborhood. By Lemma 3.17,  $p_j$  is also elected, contradicting the assumed correctness of A.

**Lemma 3.21** At least  $\frac{n}{2(2k+1)}$  messages are sent in the kth active round of  $exec(S_n)$ , for each k, 1 < k < n/8.

**Proof.** Consider the kth active round. Since it is active, at least one processor sends a message, say  $p_i$ . By Lemma 3.19, there are more than  $\frac{n}{2(2k+1)}$  processors whose k-neighborhoods are order equivalent to  $p_i$ 's k-neighborhood. By Lemma 3.17, each of them also sends a message in the kth active round.

We now finish the proof of the main theorem. By Lemma 3.20 and Lemma 3.21, the total number of messages sent in  $exec(S_n)$  is at least

$$\sum_{k=1}^{n/8} \frac{n}{2(2k+1)} \ge \frac{n}{6} \sum_{k=1}^{n/8} \frac{1}{k} > \frac{n}{6} \ln \frac{n}{8}$$

which is  $\Omega(n \log n)$ .

Note that in order for this theorem to hold, the algorithm need not be comparison based for *every* set of identifiers drawn from the natural numbers, but only for identifiers drawn from the set  $\{0,1,\ldots,n^2+2n-1\}$ . The reason is that the largest identifier in  $S_n$  is  $n^2+n-1=(n+1)\cdot \operatorname{rev}(n-1)+n$  (recall that n is a power of 2 and thus the binary representation of n-1 is a sequence of 1s). We require the algorithm to be comparison based on *all* identifiers between 0 and  $n^2+2n-1$ , and not just on identifiers that occur in  $S_n$ , because the proof of Lemma 3.17 uses the fact that the algorithm is comparison based on all identifiers that range from n less than the smallest in  $S_n$  to n greater than the largest in  $S_n$ .

**3.4.2.3** Lower Bound for Time-Bounded Algorithms The next definition disallows the running time of an algorithm from depending on the identifiers: It requires the running time for each ring size to be bounded, even though the possible identifiers are not bounded, because they come from the set of natural numbers.

**Definition 3.4** A synchronous algorithm A is time-bounded if, for each n, the worst-case running time of A over all rings of size n, with identifiers drawn from the natural numbers, is bounded.

We now prove the lower bound for time-bounded algorithms, by reduction to comparison-based algorithms. We first show how to map from time-bounded algorithms to comparison-based algorithms. Then we use the lower bound of  $\Omega(n \log n)$  messages for comparison-based algorithms to obtain a lower bound on the number of messages sent by time-bounded algorithms. Because the comparison-based lower bound as stated is only for values of n that are powers of 2, the same is true here, although the lower bound holds for all values of n (see chapter notes).

To map from time-bounded to comparison-based algorithms, we require definitions describing the behavior of an algorithm during a bounded amount of time.

**Definition 3.5** A synchronous algorithm A is t-comparison based over identifier set S for ring size n if, for every two order equivalent rings,  $R_1$  and  $R_2$ , of size n, every pair of matching processors have similar behaviors in rounds 1 through t of  $exec(R_1)$  and  $exec(R_2)$ .

Intuitively, an r-comparison based algorithm over S is an algorithm that behaves as a comparison-based algorithm in the first r rounds, as long as identifiers are chosen from S. If the algorithm terminates within r rounds, then this is the same as being comparison based over S for all rounds.

The first step is to show that every time-bounded algorithm behaves as a comparison-based algorithm over a subset of its inputs, provided that the input set is sufficiently large. To do this we use the finite version of Ramsey's theorem. Informally, the theorem states that if we take a large set of elements and we color each subset of size k with one of t colors, then we can find some subset of size  $\ell$  such that all its subsets of size k have the same color. If we think of the coloring as partitioning into equivalence classes (two subsets of size k belong to the same equivalence class if they have the same color), the theorem says that there is a set of size  $\ell$  such that all its subsets of size k are in the same equivalence class. Later, we shall color rings with the same color if the behavior of matching processors is similar in them.

For completeness, we repeat Ramsey's theorem:

**Ramsey's Theorem (finite version)** For all integers k,  $\ell$ , and t, there exists an integer  $f(k,\ell,t)$  such that for every set S of size at least  $f(k,\ell,t)$ , and every t-coloring of the k-subsets of S, some  $\ell$ -subset of S has all its k-subsets with the same color.

In Lemma 3.22, we use Ramsey's theorem to map any time-bounded algorithm to a comparison-based algorithm.

**Lemma 3.22** Let A be a synchronous time-bounded algorithm with running time r(n). Then, for every n, there exists a set  $C_n$  of  $n^2 + 2n$  identifiers such that A is r(n)-comparison based over  $C_n$  for ring size n.

**Proof.** Fix n. Let Y and Z be any two n-subsets of N (the natural numbers). We say that Y and Z are *equivalent subsets* if, for every pair of order equivalent rings,  $R_1$  with identifiers from Y and  $R_2$  with identifiers from Z, matching processors have similar behaviors in rounds 1 through t(n) of  $exec(R_1)$  and  $exec(R_2)$ . This definition partitions the n-subsets of N into finitely many equivalence classes, since the term 'similar behavior' only refers to the presence or absence of messages and terminated states. We color the n-subsets of N such that two n-subsets have the same color if and only if they are in the same equivalence class.

By Ramsey's theorem, if we take t to be the number of equivalence classes (colors),  $\ell$  to be  $n^2+2n$ , and k to be n, then, since N is infinite, there exists a subset  $C_n$  of N of cardinality  $n^2+2n$  such that all n-subsets of  $C_n$  belong to the same equivalence class.

We claim that A is an r(n)-comparison based algorithm over  $C_n$  for ring size n. Consider two order-equivalent rings,  $R_1$  and  $R_2$ , of size n with identifiers from  $C_n$ . Let Y be the set of identifiers in  $R_1$  and Z be the set of identifiers in  $R_2$ . Y and Z are n-subsets of  $C_n$ ; therefore, they belong to the same equivalence class. Thus matching processors have similar behaviors in rounds 1 through r(n) of  $exec(R_1)$  and  $exec(R_2)$ . Therefore, A is an r(n)-comparison based algorithm over  $C_n$  for ring size n.

Theorem 3.18 implies that every comparison-based algorithm has worst-case message complexity  $\Omega(n \log n)$ . We cannot immediately apply this theorem now, because we have only shown that a time-bounded algorithm A is comparison based on a specific set of ids, not on all ids. However, we will use A to design another algorithm A', with the same message complexity as A, that is comparison based on rings of size n with ids from the set  $\{0, 1, \ldots, n^2 + 2n - 1\}$ . As was discussed just after the proof of Theorem 3.18, this will be sufficient to show that the message complexity of A' is  $\Omega(n \log n)$ . Thus the message complexity of A is  $\Omega(n \log n)$ .

**Theorem 3.23** For every synchronous time-bounded leader election algorithm A and every  $n \geq 8$  that is a power of 2, there exists a ring R of size n such that  $\Omega(n \log n)$  messages are sent in the admissible execution of A on R.

**Proof.** Fix an algorithm A satisfying the hypotheses of the theorem with running time r(n). Fix n; let  $C_n$  be the set of identifiers guaranteed by Lemma 3.22, and let  $c_0, c_1, \ldots, c_{n^2+2n-1}$  be the elements of  $C_n$  in increasing order.

We define an algorithm A' that is comparison based on rings of size n with identifiers from the set  $\{0, 1, \ldots, n^2 + 2n - 1\}$  and that has the same time and message complexity as A. In algorithm A', a processor with identifier i executes algorithm A as if though had the identifier  $c_i$ . Since A is r(n)-comparison based over  $C_n$  for ring size n and since A terminates within r(n) rounds, it follows that A' is comparison based on rings of size n with identifiers from the set  $\{0, 1, \ldots, n^2 + 2n - 1\}$ .

By Theorem 3.18, there is a ring of size n with identifiers from  $\{0, 1, \ldots, n^2 + 2n - 1\}$  in which A' sends  $\Omega(n \log n)$  messages. By the way A' was constructed, there is an execution of A in a ring of size n with identifiers from  $C_n$  in which the same messages are sent, which proves the theorem.

#### **Exercises**

- **3.1** Prove that there is no anonymous leader election algorithm for asynchronous ring systems.
- **3.2** Prove that there is no anonymous leader election algorithm for synchronous ring systems that is uniform.
- 3.3 Is leader election possible in a synchronous ring in which all but one processor have the same identifier? Either give an algorithm or prove an impossibility result.
- 3.4 Consider the following algorithm for leader election in an asynchronous ring: Each processor sends its identifier to its right neighbor; every processor forwards a message (to its right neighbor) only if it includes an identifier larger than its own.
  - Prove that the average number of messages sent by this algorithm is  $O(n \log n)$ , assuming that identifiers are uniformly distributed integers.
- 3.5 In Section 3.3.3, we have seen a lower bound of  $\Omega(n \log n)$  on the number of messages required for electing a leader in an asynchronous ring. The proof of the lower bound relies on two additional properties: (a) the processor with the maximal identifier is elected, and (b) all processors must know the identifier of the elected leader.
  - Prove that the lower bound holds also when these two requirements are omitted.
- **3.6** Extend Theorem 3.5 to the case in which n is not an integral power of 2. Hint: Consider the largest n' < n that is an integral power of 2, and prove the theorem for n'.
- 3.7 Modify the formal model of synchronous message passing systems to describe the non-synchronized start model of Section 3.4.1. That is, state the conditions that executions and admissible executions must satisfy.
- **3.8** Prove that the order-equivalent ring R' in proof of Lemma 3.17 can always be constructed.
- **3.9** Recall the ring  $R_n^{\text{rev}}$  from the proof of Theorem 3.18. For every partition of  $R_n^{\text{rev}}$  into  $\frac{n}{j}$  consecutive segments, where j is a power of 2, prove that all of these segments are order equivalent.

- **3.10** Consider an anonymous ring where processors start with binary inputs.
  - 1. Prove there is no uniform synchronous algorithm for computing the AND of the input bits.
    - *Hint:* Assume by way of contradiction that such an algorithm exists, and consider the execution of the algorithm on the all-ones ring; then embed this ring in a much larger ring with a single 0.
  - 2. Present an asynchronous (nonuniform) algorithm for computing the AND; the algorithm should send  $O(n^2)$  messages in the worst case.
  - 3. Prove that  $\Omega(n^2)$  is a lower bound on the message complexity of any asynchronous algorithm that computes the AND.
  - 4. Present a synchronous algorithm for computing the AND; the algorithm should send O(n) messages in the worst case.
- 3.11 Derive an  $\Omega(n \log n)$  lower bound on the number of messages required for leader election in the asynchronous model of communication from the lower bound for the synchronous model. In the asynchronous model, the proof should not rely on the algorithm being comparison based or time-bounded.

#### **Chapter Notes**

This chapter consists of an in-depth study of the leader election problem in message-passing systems with a ring topology. Ring networks have attracted so much study because their behavior is easy to describe and because lower bounds derived for them apply to algorithms designed for networks with arbitrary topology. Moreover, rings correspond to token ring networks [18].

We first showed that it is impossible to choose a leader in an anonymous ring (Theorem 3.2); this result was proved by Angluin [17]. In Chapter 14, we describe how to use randomization to overcome this impossibility result.

We then presented algorithms for leader election in asynchronous rings. The  $O(n^2)$  algorithm for leader election in asynchronous rings (presented in Section 3.3.1) is based on an algorithm of LeLann [165], who was the first to study the leader election problem, with optimizations of Chang and Roberts [70]. It can be viewed as a special case of Algorithm 4. Chang and Roberts also prove that, averaged over all possible inputs, the message complexity of this algorithm is  $O(n \log n)$  (Exercise 3.4).

An  $O(n \log n)$  algorithm for leader election in asynchronous rings was first suggested by Hirschberg and Sinclair [139]; this is the algorithm presented in Section 3.3.2. Subsequently, leader election in rings was studied in numerous papers, and we shall not list all of them here. The best algorithm currently known is due to Higham and Przytycka [137] and has message complexity  $1.271n \log n + O(n)$ .

The Hirschberg and Sinclair algorithm assumes that the ring is bidirectional;  $O(n \log n)$  algorithms for the unidirectional case were presented by Dolev, Klawe, and Rodeh [95] and by Peterson [212].

The issue of orientation is discussed at length by Attiya, Snir, and Warmuth [33]; their paper contains the answer to Exercise 3.10.

A major part of this chapter was dedicated to lower bounds on the number of messages needed for electing a leader in a ring. The lower bound for the asynchronous case is due to Burns [61]. This lower bound applies only to *uniform* algorithms. A lower bound of  $\Omega(n \log n)$  on the *average* message complexity of leader election in asynchronous rings was presented by Pachl, Korach, and Rotem [205]. In this lower bound, the average is taken over all possible rings of a particular size, and, therefore, the lower bound applies to nonuniform algorithms.

The linear algorithms as well as the lower bound for the synchronous case, presented in Section 3.4, are taken from the paper by Frederickson and Lynch [111]; our formal treatment of comparison-based algorithms is somewhat different from theirs. Constructions of symmetric rings of size n, where n is not an integral power of 2, appear in [33, 111]. Exercise 3.11 follows an observation of Eli Gafni.

Copyright © 2004 John Wiley & Sons, Inc. ISBN: 0-471-45324-2

\_

# Mutual Exclusion in Shared Memory

Having introduced the message-passing paradigm already, we now turn to the other major communication model for distributed systems, *shared memory*. In a shared memory system, processors communicate via a common memory area that contains a set of *shared variables*. We only consider *asynchronous* shared memory systems.<sup>1</sup>

Several types of variables can be employed. The *type* of a shared variable specifies the operations that can be performed on it and the values returned by the operations. The most common type is a *read/write* register, in which the operations are the familiar reads and writes such that each read returns the value of the latest preceding write. Other types of shared variables support more powerful operations, such as *read-modify-write*, *test&set*, or *compare&swap*. Registers can be further characterized according to their access patterns, that is, how many processors can access a specific variable with a specific operation. Not surprisingly, the type of shared variables used for communication determines the possibility and the complexity of solving a given problem.

In this chapter, we concentrate on the *mutual exclusion* problem. We present several algorithms and lower bounds. Our presentation highlights the connection between the type of shared memory accesses used and the cost of achieving mutual exclusion in terms of the amount of shared memory required.

We first give the formal definitions for shared memory systems. We then study the memory requirement for solving mutual exclusion when powerful variables are used. The main result here is that  $\Theta(\log n)$  bits are necessary and sufficient for providing strong fairness properties for n processors. Finally, we consider systems

<sup>&</sup>lt;sup>1</sup>Synchronous shared memory systems are studied in the PRAM model of parallel computation.

in which processors can only share read/write variables. We present two algorithms that provide mutual exclusion for n processors using O(n) registers, one that relies on unbounded values and another that avoids them. We then show that any algorithm that provides mutual exclusion using only read/write registers must employ  $\Omega(n)$  registers.

#### 4.1 FORMAL MODEL FOR SHARED MEMORY SYSTEMS

Here we describe our formal model of shared memory systems. As in the case of message-passing systems, we model processors as state machines and model executions as alternating sequences of configurations and events. The difference is the nature of the configurations and events. In this section, we discuss in detail the new features of the model and only briefly mention those that are similar to the message-passing model. We also discuss the relevant complexity measures and pseudocode conventions for presenting shared memory algorithms. Later, in Chapters 9 and 10, we study alternative ways to model shared memory systems.

#### 4.1.1 Systems

We assume the system contains n processors,  $p_0, \ldots, p_{n-1}$ , and m registers,  $R_0, \ldots, R_{m-1}$ .

As in the message-passing case, each processor is modeled as a state machine, but there are no special *inbuf* or *outbuf* state components.

Each register has a type, which specifies:

- 1. The values that can be taken on by the register
- 2. The operations that can be performed on the register
- 3. The value to be returned by each operation (if any)
- 4. The new value of the register resulting from each operation

An initial value can be specified for each register.

For instance, an integer-valued read/write register R can take on all integer values and has operations  $\operatorname{read}(R,v)$  and  $\operatorname{write}(R,v)$ . The  $\operatorname{read}(R,v)$  operation returns the value v, leaving R unchanged. The  $\operatorname{write}(R,v)$  operation takes an integer input parameter v, returns no value, and changes R's value to v.

A configuration in the shared memory model is a vector

$$C = (q_0, \ldots, q_{n-1}, r_0, \ldots, r_{m-1})$$

where  $q_i$  is a state of  $p_i$  and  $r_j$  is a value of register  $R_j$ . Denote by mem(C) the state of the memory in C, namely  $(r_0, \ldots, r_{m-1})$ . In an *initial configuration*, all processors are in their initial states and all registers contain initial values.

The *events* in a shared memory system are computation steps by the processors and are denoted by the index of the processor. At each computation step by processor  $p_i$ , the following happen atomically:

- p<sub>i</sub> chooses a shared variable to access with a specific operation, based on p<sub>i</sub>'s
  current state
- 2. The specified operation is performed on the shared variable
- 3.  $p_i$ 's state changes according to  $p_i$ 's transition function, based on  $p_i$ 's current state and the value returned by the shared memory operation performed

We define an *execution segment* of the algorithm to be a (finite or infinite) sequence with the following form:

$$C_0, \phi_1, C_1, \phi_2, C_2, \phi_3 \dots$$

where each  $C_k$  is a configuration and each  $\phi_k$  is an event. Furthermore, the application of  $\phi_k$  to  $C_{k-1}$  results in  $C_k$ , as follows. Suppose  $\phi_k = i$  and  $p_i$ 's state in  $C_{k-1}$  indicates that shared variable  $R_j$  is to be accessed. Then  $C_k$  is the result of changing  $C_{k-1}$  in accordance with  $p_i$ 's computation step acting on  $p_i$ 's state in  $C_{k-1}$  and the value of the register  $R_j$  in  $C_{k-1}$ ; thus the only changes are to  $p_i$ 's state and the value of the register  $R_j$ .

As in the message-passing model, an *execution* is an execution segment that begins in an initial configuration. As for message-passing systems, we need to define the *admissible* executions. In asynchronous shared memory systems the only requirement is that in an infinite execution, each processor has an infinite number of computation steps.

A schedule in the shared memory model is simply a sequence of processor indices, indicating the sequence of events in an execution (segment).

A schedule is P-only, where P is a set of processors, if the schedule consists solely of indices for processors in P. If P contains only a single processor, say  $p_i$ , then we write  $p_i$ -only.

As in the message-passing case, we assume that each processor's state set has a set of *terminated* states and each processor's transition function maps terminated states only to terminated states. Furthermore, when a processor is in a terminated state, it makes no further changes to any shared variables. We say that the system (algorithm) has terminated when all processors are in terminated states.

A configuration C and a schedule  $\sigma = i_1 i_2 \dots$  uniquely determine an execution segment resulting from applying the events in  $\sigma$  one after the other, starting from C; the execution is denoted  $exec(C, \sigma)$ . This execution segment is well-defined because processors are deterministic. If  $\sigma$  is finite, then  $\sigma(C)$  is the final configuration in the execution segment  $exec(C, \sigma)$ . We say that configuration C' is reachable from configuration C if there exists a finite schedule  $\sigma$  such that  $C' = \sigma(C)$ . A configuration is simply reachable if it is reachable from the initial configuration.

The following notion plays a crucial role in lower bounds in this chapter and in several other chapters.

**Definition 4.1** Configuration C is similar to configuration C' with respect to a set of processors P, denoted  $C \stackrel{P}{\sim} C'$ , if each processor in P has the same state in C as in C' and mem(C') = mem(C').

If C and C' are similar with respect to P, then the processors in P do not observe any difference between C and C'.

## 4.1.2 Complexity Measures

Obviously in shared memory systems there are no messages to measure. Instead, we focus on the *space complexity*, the amount of shared memory needed to solve problems. The amount is measured in two ways, the number of distinct shared variables required, and the amount of shared space (e.g., number of bits or, equivalently, how many distinct values) required.

Although one could extend the definition of time complexity for message-passing systems (cf. Exercise 4.4) it is not clear whether this definition correctly captures the total time for executing an algorithm in a shared memory system. For example, the delay of an access to a shared register may depend on the contention—the number of processors concurrently competing for this register. Meaningful and precise definitions of time complexity for shared memory algorithms are the subject of current research; the chapter notes indicate some pointers. Instead, we sometimes count the number of steps taken by processors to solve a problem in the worst case; generally, we are only interested in whether the number is infinite, finite, or bounded.

#### 4.1.3 Pseudocode Conventions

Shared memory algorithms will be described, for each processor, in a pseudocode similar to that used generally for sequential algorithms. The pseudocode will involve accesses both to local variables, which are part of the processor's state, and to shared variables. The names of shared variables are capitalized (e.g., *Want*), whereas the names of local variables are in lower case (e.g., *last*). The operations on shared variables will be in sans-serif (e.g., read). In terms of the formal model, a transition of a processor starts with an operation on a shared variable and continues according to the flow of control until just before the next operation on a shared variable.

In the special case of read/write variables, we employ an even more familiar style of code. Instead of explicitly saying read and write in the pseudocode, we use the familiar imperative style: a reference to a shared variable on the left-hand side of an assignment statement means write, whereas a reference on the right-hand side means read. A single statement of pseudocode may represent several steps in the formal model. In this case, the reads of the shared variables on the right-hand side of the assignment statement are performed in left-to-right order, the return values are saved in local variables, the specified computation is performed on the local variables, and finally the result is written to the variable on the left-hand side of the assignment statement. For instance, if X, Y, and Z are shared variables, the pseudocode statement X := Y + Z means first, read Y and save result in a local

variable, second, read Z and save result in a local variable, and third, write the sum of those local variables to X.

We also use the construct "wait until P", where P is some predicate involving shared variables. In terms of the formal model, this is equivalent to a loop in which the relevant shared variable is repeatedly read until P is true.

#### 4.2 THE MUTUAL EXCLUSION PROBLEM

The *mutual exclusion* problem concerns a group of processors that occasionally need access to some resource that cannot be used simultaneously by more than a single processor, for example, some output device. Each processor may need to execute a code segment called a *critical section*, such that, informally speaking, at any time, at most one processor is in the critical section (*mutual exclusion*), and if one or more processors try to enter the critical section, then one of them eventually succeeds as long as no processor stays in the critical section forever (*no deadlock*).

The above properties do not provide any guarantee on an individual basis because a processor may try to enter the critical section and yet fail because it is always bypassed by other processors. A stronger property, which implies no deadlock, is no lockout: If a processor wishes to enter the critical section, then it will eventually succeed as long as no processor stays in the critical section forever. (This property is sometimes called no starvation.) Later we will see an even stronger property that limits the number of times a processor might be bypassed while trying to enter the critical section.

Original solutions to the mutual exclusion problem relied on special synchronization support such as semaphores and monitors. Here, we focus on *distributed* software solutions, using ordinary shared variables.

Each processor executes some additional code before and after the critical section to ensure the above properties; we assume the program of a processor is partitioned into the following sections:

Entry (trying): the code executed in preparation for entering the critical section

*Critical:* the code to be protected from concurrent execution

Exit: the code executed on leaving the critical section

**Remainder:** the rest of the code

Each processor cycles through these sections in the order: remainder, entry, critical, and exit (see Fig. 4.1). If a processor wants to enter the critical section it first executes the entry section; after that, the processor enters the critical section; then, the processor releases the critical section by executing the exit section and returning to the remainder section.

A mutual exclusion algorithm consists of code for the entry and exit sections and should work no matter what goes in the critical and remainder sections. In particular, a processor may transition from the remainder section to the entry section any number




Fig. 4.1 Parts of the mutual exclusion code.

of times, either finite or infinite. We assume that the variables, both shared and local, accessed in the entry and exit sections are *not* accessed in the critical and remainder sections. We also assume that no processor stays in the critical section forever.

To capture these requirements, we make the following assumptions in the formal model. If a processor takes a step while in the remainder (resp., critical) section, it immediately enters the entry (resp., exit) section. The definition of admissible execution is changed to allow a processor to stop in the remainder section. Thus an execution is *admissible* if for every processor  $p_i$ , either  $p_i$  takes an infinite number of steps or  $p_i$  ends in the remainder section.

More formally, an algorithm for a shared memory system solves the mutual exclusion problem with no deadlock (or no lockout) if the following hold:

Mutual exclusion: In every configuration of every execution, at most one processor is in the critical section.

No deadlock: In every admissible execution, if some processor is in the entry section in a configuration, then there is a later configuration in which some processor is in the critical section.

*No lockout:* In every admissible execution, if some processor is in the entry section in a configuration, then there is a later configuration in which *that same* processor is in the critical section.

We also require that in an admissible execution, no processor is ever stuck in the exit section; this is called the *unobstructed exit* condition. In all the algorithms presented in this chapter, the exit sections are straight-line code (i.e., no loops), and thus the condition obviously holds.

Note that the mutual exclusion condition is required to hold in every execution, not just admissible ones. Exercise 4.1 explores the consequences of assuming that the condition need only hold for admissible executions.

# Algorithm 7 Mutual exclusion using a test&set register: code for every processor.

```
Initially V equals 0
\langle \text{Entry} \rangle: \\ 1: \text{ wait until test&set}(V) = 0 \\ \langle \text{Critical Section} \rangle \\ \langle \text{Exit} \rangle: \\ 2: \text{ reset}(V) \\ \langle \text{Remainder} \rangle
```

#### 4.3 MUTUAL EXCLUSION USING POWERFUL PRIMITIVES

In this section, we study the memory requirements for solving mutual exclusion when powerful shared memory primitives are used. We show that one bit suffices for guaranteeing mutual exclusion with no deadlock. However,  $\Theta(\log n)$  bits are necessary (and sufficient) for providing stronger fairness properties.

# 4.3.1 Binary Test&Set Registers

We start with a simple type of variable, called test&set. A test&set variable V is a binary variable that supports two atomic operations, test&set and reset, defined as follows:

```
\label{eq:test-set} \begin{split} & \textbf{test\&set}(V: \text{memory address}) \text{ returns binary value}: \\ & \textit{temp} := V \\ & V := 1 \\ & \text{return (temp)} \\ & \text{reset}(V: \text{memory address}): \\ & V := 0 \end{split}
```

The test&set operation atomically reads *and* updates the variable. (The variable is "tested" to see whether it equals 0, and if so it is "set" to 1.) The reset operation is merely a write.

There is a simple mutual exclusion algorithm with no deadlock that uses one test&set register. The pseudocode appears in Algorithm 7.

Assume the initial value of a test&set variable V is 0. In the entry section, processor  $p_i$  repeatedly tests V until it returns 0; the last test by  $p_i$  assigns 1 to V, causing any following test to return 1 and prohibiting any other processor from entering the critical section. In the exit section,  $p_i$  resets V to 0, so one of the processors waiting at the entry section can enter the critical section.

To see that the algorithm provides mutual exclusion, assume, by way of contradiction, that two processors,  $p_i$  and  $p_j$ , are in the critical section together at some point in an execution. Consider the earliest such point in the execution. Without loss of generality, assume that this point occurs when  $p_j$  enters the critical section, that is,  $p_i$  is already in the critical section. According to the code, when  $p_i$  enters

the critical section most recently prior to this point, it tests V, sees that V=0, and sets V to 1. Also according to the code, V remains equal to 1 until some processor leaves the critical section. By assumption that the point under consideration is the first violation of mutual exclusion, no processor other than  $p_i$  is in the critical section until  $p_j$  enters the critical section. Thus no processor leaves the critical section in the interval since  $p_i$  sets V to 1 just before entering the critical section and until  $p_j$  enters the critical section, implying that V remains 1. Finally, we see that when  $p_j$  enters the critical section, its test of V must return 1, and not 0, and thus  $p_j$  cannot enter the critical section after all, a contradiction.

To show that the algorithm provides no deadlock, assume in contradiction there is an admissible execution in which, after some point, at least one processor is in the entry section but no processor ever enters the critical section. Since no processor stays in the critical section forever in an admissible execution, there is a point after which at least one processor is in the entry section but no processor is in the critical section. The key is to note that V=0 if and only if no processor is in the critical section. This fact can be shown by induction, because mutual exclusion holds. Thus any processor that executes Line 1 after the specified point discovers V=0 and enters the critical section, a contradiction. Therefore, we have:

**Theorem 4.1** Algorithm 7 provides mutual exclusion and no deadlock with one test&set register.

# 4.3.2 Read-Modify-Write Registers

In this section, we consider an even stronger type of register, one that supports read-modify-write operations.

A read-modify-write register V is a variable that allows the processor to read the current value of the variable, compute a new value as a function of the current value, and write the new value to the variable, all in one atomic operation. The operation returns the previous value of the variable. Formally, a read-modify-write (rmw) operation on register V is defined as follows:

```
rmw(V : memory address, f : function) returns value:

temp := V

V := f(V)

return (temp)
```

The rmw operation takes as a parameter a function f that specifies how the new value is related to the old value. In this definition, the size and type of V are not constrained; in practice, of course, they typically are.

Clearly, the test&set operation is a special case of rmw, where f(V) = 1 for any value of V.

We now present a mutual exclusion algorithm that guarantees no lockout (and thus no deadlock), using only one read-modify-write register. The algorithm organizes processors into a FIFO queue, allowing the processor at the head of the queue to enter the critical section.

```
Algorithm 8 Mutual exclusion using a read-modify-write register: code for every processor.
```

```
Initially V = \langle 0, 0 \rangle
\langle \text{Entry} \rangle:
1: position := \text{rmw}(V, \langle V, first, V. last + 1 \rangle)  // enqueueing at the tail
2: ext{repeat}
3: ext{queue} := \text{rmw}(V, V)  // read head of queue
4: ext{until} (ext{queue}, first = position. last)  // until becomes first
\langle \text{Critical Section} \rangle
\langle \text{Exit} \rangle:
5: ext{rmw}(V, (V, first + 1, V. last))  // dequeueing
\langle \text{Remainder} \rangle
```

The pseudocode appears in Algorithm 8. Each processor has two local variables, position and queue. The algorithm uses a read-modify-write register V consisting of two fields, first and last, containing "tickets" of the first and the last processors in the queue, respectively. When a new processor arrives at the entry section, it enqueues by reading V to a local variable and incrementing V.last, in one atomic operation. The current value of V.last serves as the processor's ticket. A processor waits until it becomes first, that is, until V.first is equal to its ticket. At this point, the processor enters the critical section. After leaving the critical section, the processor dequeues by incrementing V.first, thereby allowing the next processor on the queue to enter the critical section (see Fig. 4.2).


Only the processor at the head of the queue can enter the critical section, and it remains at the head until it leaves the critical section, thereby preventing other processors from entering the critical section. Therefore, the algorithm provides mutual exclusion. In addition, the FIFO order of enqueueing, together with the assumption that no processor stays in the critical section forever, provides the no lockout property of the algorithm, which implies no deadlock.

Note that no more than n processors can be on the queue at the same time. Thus all calculations can be done modulo n, and the maximum value of V.first and V.last is n-1. Thus V requires at most  $2\lceil \log_2 n \rceil$  bits (see Fig. 4.3).

We get:



Fig. 4.2 Data structures for Algorithm 8.



**Fig. 4.3** Bounding the memory requirements of Algorithm 8.

**Theorem 4.2** There exists a mutual exclusion algorithm that provides no lockout, and thus no deadlock, using one read-modify-write register consisting of  $2\lceil \log_2 n \rceil$  bits.


One drawback of Algorithm 8 is that processors waiting for the critical section repeatedly read the same variable V, waiting for it to take on a specific value. This behavior is called *spinning*. In certain shared memory architectures, spinning can increase the time to access the shared memory (see chapter notes). Algorithm 9 implements the queue of waiting processors so that every waiting processor checks a different variable. The algorithm must use n shared variables, to allow n processors to wait simultaneously.

The algorithm uses an array Flags of binary variables, each of which can take on one of two values: has-lock or must-wait. A processor gets the index of the array element on which it should wait by using a read-modify-write operation on a variable Last (see Fig. 4.4). The processor waits until its array element contains the value has-lock; before going into the critical section, the processor sets its array element to must-wait; after leaving the critical section, the processor sets the next element in the array Flags to has-lock.

The next lemma states the invariant properties of Algorithm 9; its proof is left as an exercise (see Exercise 4.3(a)):

**Lemma 4.3** Algorithm 9 maintains the following invariants concerning the array Flags:

- 1. At most one element is set to has-lock.
- 2. If no element is set to has-lock then some processor is inside the critical section.



**Fig. 4.4** Processor  $p_i$  threads itself on the queue and spins on Flags[k'].

# Algorithm 9 Mutual exclusion using local spinning: code for every processor.

3. If Flags[k] is set to has-lock then exactly  $(k - Last - 1) \mod n$  processors are in the entry section, each of them spinning on a different entry of Flags.

These invariants imply that the algorithm provides mutual exclusion and no lockout (in fact, FIFO entry); the proof is similar to the proof of Algorithm 8 (see Exercise 4.3(b)).

# 4.3.3 Lower Bound on the Number of Memory States

Previously, we have seen that one binary test&set register suffices to provide deadlock-free solutions to the mutual exclusion problem. However, in this algorithm, a processor can be indefinitely starved in the entry section. Then we have seen a mutual exclusion algorithm that provides no lockout by using one read-modify-write register of  $2\lceil \log_2 n \rceil$  bits. In fact, to avoid lockout at least  $\sqrt{n}$  distinct memory states are required. In the rest of this section we show a weaker result, that if the algorithm does not allow a processor to be overtaken an unbounded number of times then it requires at least n distinct memory states.

**Definition 4.2** A mutual exclusion algorithm provides k-bounded waiting if, in every execution, no processor enters the critical section more than k times while another processor is waiting in the entry section.

Note that the k-bounded waiting property, together with the no deadlock property, implies the no lockout property. The main result of this section is:

**Theorem 4.4** If an algorithm solves mutual exclusion with no deadlock and k-bounded waiting (for some k), then the algorithm uses at least n distinct shared memory states.

**Proof.** The proof uses the following definition:

**Definition 4.3** A configuration of a mutual exclusion algorithm is quiescent if all processors are in the remainder section.




Fig. 4.5 Proof of Theorem 4.4.

Let C be the initial configuration of the algorithm. Note that it is quiescent. Let  $\tau'_0$  be an infinite  $p_0$ -only schedule. Since  $exec(C, \tau'_0)$  is admissible  $(p_0)$  takes an infinite number of steps and the rest of the processors stay in the remainder section), the no deadlock property implies that there exists a finite prefix  $\tau_0$  of  $\tau'_0$  such that  $p_0$  is in the critical section in  $C_0 = \tau_0(C)$ . Inductively, construct for every i,  $1 \le i \le n - 1$ , a  $p_i$ -only schedule  $\tau_i$  such that  $p_i$  is in the entry section in  $C_i = \tau_i(C_{i-1})$  ( $p_i$  takes a step to go from the remainder section to the entry section). Thus,  $p_0$  is in the critical section and  $p_1, \ldots, p_{n-1}$  are in the entry section at  $C_{n-1} = \tau_0 \tau_1 \ldots \tau_{n-1}(C)$ .

Assume, by way of contradiction, that there are strictly less than n distinct shared memory states. This implies that there are two configurations,  $C_i$  and  $C_j$ ,  $0 \le i < j \le n-1$ , with identical shared memory states, that is,  $mem(C_i) = mem(C_j)$ . Note that  $p_0, \ldots, p_i$  do not take any steps in  $\tau_{i+1} \ldots \tau_j$  and therefore,  $C_i \stackrel{p_0, \ldots, p_i}{\longrightarrow} C_j$ . Furthermore, in  $C_i$  and thus in  $C_j$ ,  $p_0$  is in the critical section, and  $p_1, \ldots, p_i$  are in the entry section (see Fig. 4.5).

Apply an infinite schedule  $\rho'$  to  $C_i$  in which processors  $p_0$  through  $p_i$  take an infinite number of steps and the rest take no steps. Since  $exec(C, \tau_0\tau_1...\tau_i\rho')$  is admissible  $(p_0$  through  $p_i$  take an infinite number of steps, and the remaining processors stay in their remainder section), the no deadlock property implies that some processor  $p_\ell$ ,  $0 \le \ell \le i$ , enters the critical section an infinite number of times in  $exec(C_i, \rho')$ .

Let  $\rho$  be some finite prefix of  $\rho'$  in which  $p_\ell$  enters the critical section k+1 times. Since  $C_i \stackrel{p_0,\dots,p_i}{\sim} C_j$  and  $\rho$  is  $\{p_0,\dots,p_i\}$ -only, it follows that  $p_\ell$  enters the critical section k+1 times in  $exec(C_j,\rho)$ . Note that  $p_j$  is in the entry section at  $C_j$ . Thus while  $p_j$  is in the entry section,  $p_\ell$  enters the critical section k+1 times in  $exec(C_j,\rho)$ . Let  $\sigma$  be an infinite schedule in which  $p_0$  through  $p_j$  take an infinite number of steps and the rest take no steps. The execution  $exec(C, \tau_0\tau_1 \dots \tau_j\rho\sigma)$  is admissible, since  $p_0$  through  $p_j$  take an infinite number of steps and the remaining processors stay in their remainder section. However, in the segment of this execution corresponding to  $\rho$ ,  $p_j$  is bypassed more than k times by  $p_\ell$ , violating the k-bounded waiting property.

It is worth understanding why this proof does not work if the algorithm only needs to satisfy no lockout instead of bounded waiting. We cannot prove that the admissible execution constructed at the end of the last paragraph fails to satisfy no-lockout; for

instance, after  $p_j$  is bypassed k+1 times by  $p_\ell$ ,  $p_j$  might enter the critical section. This problem cannot be fixed by replacing  $\rho\sigma$  with  $\rho'$ , because the resulting execution is not admissible:  $p_{i+1}$  through  $p_j$  are stuck in their trying section because they take no steps in  $\rho'$ , and non-admissible executions are not required to satisfy no lockout.

#### 4.4 MUTUAL EXCLUSION USING READ/WRITE REGISTERS

In this section, we concentrate on systems in which processors access the shared registers only by read and write operations. We present two algorithms that provide mutual exclusion and no lockout for n processors, one that uses unbounded values and another that avoids them. Both algorithms use O(n) separate registers. We then show that any algorithm that provides mutual exclusion, even with the weak property of no deadlock, must use n separate read/write registers, regardless of the size of each register. These results contrast with the situation where stronger primitives are used, in which a single register is sufficient.

# 4.4.1 The Bakery Algorithm

In this section, we describe the *bakery* algorithm for mutual exclusion among n processors; the algorithm provides mutual exclusion and no lockout.

The main idea is to consider processors wishing to enter the critical section as customers in a bakery.<sup>2</sup> Each customer arriving at the bakery gets a number, and the one with the smallest number is the next to be served. The number of a customer who is not standing in line is 0 (which does not count as the smallest ticket).

To make the bakery metaphor more concrete, we employ the following shared data structures: *Number* is an array of n integers, which holds in its ith entry the number of  $p_i$ ; *Choosing* is an array of n Boolean values such that *Choosing*[i] is true while  $p_i$  is in the process of obtaining its number.

Each processor  $p_i$  wishing to enter the critical section tries to choose a number that is greater than all the numbers of the other processors and writes it to Number[i]. This is done by reading  $Number[0], \ldots, Number[n-1]$  and taking the maximum among them plus one. However, because several processors can read Number concurrently it is possible for several processors to obtain the same number. To break symmetry, we define  $p_i$ 's ticket to be the pair (Number[i], i). Clearly, the tickets held by processors wishing to enter the critical section are unique. We use the lexicographic order on pairs to define an ordering between tickets.

After choosing its number,  $p_i$  waits until its ticket is minimal: For each other processor  $p_j$ ,  $p_i$  waits until  $p_j$  is not in the middle of choosing its number and then compares their tickets. If  $p_j$ 's ticket is smaller,  $p_i$  waits until  $p_j$  executes the critical section and leaves it. The pseudocode appears in Algorithm 10.

<sup>&</sup>lt;sup>2</sup>Actually, in Israel, there are no numbers in the bakeries and the metaphor of a health care clinic is more appropriate.

**Algorithm 10** The bakery algorithm: code for processor  $p_i$ ,  $0 \le i \le n-1$ .

```
Initially Number[i] = 0 and
Choosing[i] = false, for i, 0 < i < n-1
(Entry):
1: Choosing[i] := true
    Number[i] := \max(Number[0], \dots, Number[n-1]) + 1
3:
    Choosing[i] := false
4:
    for j := 0 to n - 1 \neq i do
5:
        wait until Choosing[j] = false
6:
        wait until Number[j] = 0 or (Number[j], j) > (Number[i], i)
(Critical Section)
(Exit):
7: Number[i] := 0
(Remainder)
```

We now prove the correctness of the bakery algorithm. That is, we prove that the algorithm provides the three properties discussed above, mutual exclusion, no deadlock and no lockout.

Fix an execution  $\alpha$  of the algorithm. To show mutual exclusion, we first prove a property concerning the relation between tickets of processors.

**Lemma 4.5** In every configuration C of  $\alpha$ , if processor  $p_i$  is in the critical section, and for some  $k \neq i$ , Number $[k] \neq 0$ , then (Number[k], k) > (Number[i], i).

**Proof.** Since  $p_i$  is in the critical section in configuration C, it finished the for loop, in particular, the second wait statement (Line 6), for j = k. There are two cases, according to the two conditions in Line 6:

Case 1:  $p_i$  read that Number[k] = 0. In this case, when  $p_i$  finished Line 6 (the second wait statement) with j = k,  $p_k$  either was in the remainder or was not finished choosing its number (since Number[k] = 0). But  $p_i$  already finished Line 5 (the first wait statement) with j = k and observed Choosing[k] = false. Thus  $p_k$  was not in the middle of choosing its number. Therefore,  $p_k$  started reading the Number array after  $p_i$  wrote to Number[i]. Thus, in configuration C, Number[i] < Number[k], which implies (Number[i], i) < (Number[k], k).

Case 2:  $p_i$  read that (Number[k], k) > (Number[i], i). In this case, the condition will clearly remain valid until  $p_i$  exits the critical section or as long as  $p_k$  does not choose another number. If  $p_k$  chooses a new number, the condition will still be satisfied since the new number will be greater than Number[i] (as in Case 1).

The above lemma implies that a processor that is in the critical section has the smallest ticket among the processors trying to enter the critical section. To apply this lemma, we need to prove that whenever a processor is in the critical section its number is nonzero.

**Lemma 4.6** If  $p_i$  is in the critical section, then Number[i] > 0.

**Proof.** First, note that for any processor  $p_i$ , Number[i] is always nonnegative. This can be easily proved by induction on the number of assignments to Number in the execution. The base case is obvious by the initialization. For the inductive step, each number is assigned either 0 (when exiting the critical section) or a number greater than the maximum current value, which is nonnegative by assumption.

Each processor chooses a number before entering the critical section. This number is strictly greater than the maximum current number, which is nonnegative. Therefore, the value chosen is positive.  $\Box$ 

To prove mutual exclusion, note that if two processors,  $p_i$  and  $p_j$ , are simultaneously in the critical section, then  $Number[i] \neq 0$  and  $Number[j] \neq 0$ , by Lemma 4.6. Lemma 4.5 can then be applied (twice), to derive that (Number[i], i) < (Number[j], j) and (Number[i], i) > (Number[j], j), which is a contradiction. This implies:

#### **Theorem 4.7** Algorithm 10 provides mutual exclusion.

Finally, we show that each processor wishing to enter the critical section eventually succeeds (no lockout). This also implies the no deadlock property.

## **Theorem 4.8** Algorithm 10 provides no lockout.

**Proof.** Consider any admissible execution. Thus no processor stays in the critical section forever. Assume, by way of contradiction, that there is a starved processor that wishes to enter the critical section but does not succeed. Clearly, all processors wishing to enter the critical section eventually finish choosing a number, because there is no way to be blocked while choosing a number. Let  $p_i$  be the processor with the smallest (Number[i], i) that is starved.

All processors entering the entry section after  $p_i$  has chosen its number will choose greater numbers and therefore will not enter the critical section before  $p_i$ . All processors with smaller numbers will eventually enter the critical section (since by assumption they are not starved) and exit it (since no processor stays in the critical section forever). At this point,  $p_i$  will pass all the tests in the for loop and enter the critical section, a contradiction.

The numbers can grow without bound, unless there is a situation in which all processors are in the remainder section. Therefore, there is a problem in implementing the algorithm on real systems, where variables have finite size. We next discuss how to avoid this behavior.

# 4.4.2 A Bounded Mutual Exclusion Algorithm for Two Processors

In this section, we develop a two-processor mutual exclusion algorithm that uses bounded variables, as a preliminary step toward an algorithm for n processors.

**Algorithm 11** A bounded mutual exclusion algorithm for two processors: allows lockout.

Initially Want[0] and Want[1] are 0 code for  $p_0$ code for  $p_1$ (Entry): (Entry): Want[1] := 0wait until (Want[0] = 0)3: Want[0] := 13: Want[1] := 15: if (Want[0] = 1) then goto Line 1 6: wait until (Want[1] = 0) (Critical Section) (Critical Section)  $\langle Exit \rangle$ : ⟨Exit⟩: 8: Want[0] := 08: Want[1] := 0(Remainder) (Remainder)

We start with a very simple algorithm that provides mutual exclusion and no deadlock for two processors  $p_0$  and  $p_1$ ; however, the algorithm gives priority to one of the processors and the other processor can starve. We then convert this algorithm to one that provides no lockout as well.

In the first algorithm, each processor  $p_i$  has a Boolean shared variable Want[i] whose value is 1 if  $p_i$  is interested in entering the critical section and 0 otherwise. The algorithm is asymmetric:  $p_0$  enters the critical section whenever it is empty, without considering  $p_1$ 's attempts to do so;  $p_1$  enters the critical section only if  $p_0$  is not interested in it at all. The code appears in Algorithm 11; line numbers are nonconsecutive for compatibility with the next algorithm.

Lemma 4.9 follows immediately from the code.

**Lemma 4.9** In any configuration of any execution, if  $p_i$  is after Line 3 and before Line 8 (including the critical section) then Want[i] = 1.

This algorithm uses a flag mechanism to coordinate between processors competing for the critical section:  $p_i$  raises a flag (by setting Want[i]) and then inspects the other processor's flag (by reading Want[1-i]). As proved Theorem 4.10, at least one of the processors observes the other processor's flag as raised and avoids entering the critical section.

#### **Theorem 4.10** Algorithm 11 provides mutual exclusion.

**Proof.** Consider any execution. Assume, by way of contradiction, that both processors are in the critical section at some point. By Lemma 4.9, it follows that Want[0] = Want[1] = 1 at this point. Assume, without loss of generality, that  $p_0$ 's last write to Want[0] before entering the critical section follows  $p_1$ 's last write to Want[1] before entering the critical section. Note that  $p_0$  reads Want[1] = 0 before




Fig. 4.6 Illustration for the proofs of Theorem 4.10 and Theorem 4.11.

entering the critical section (in Line 6), after its write to Want[0], which by assumption, follows  $p_1$ 's write to Want[1]. (see Fig. 4.6). But in this case,  $p_0$ 's read of Want[1] should return 1. A contradiction.

We leave it to the reader to verify that this algorithm provides no deadlock (Exercise 4.7).

Note that if  $p_0$  is continuously interested in entering the critical section, it is possible that  $p_1$  will never enter the critical section because it gives up whenever  $p_0$  is interested.

To achieve no lockout, we modify the algorithm so that instead of always giving priority to  $p_0$ , each processor gives priority to the other processor on leaving the critical section. A shared variable *Priority* contains the id of the processor that has priority at the moment, and is initialized to 0. This variable is read and written by both processors. The processor with the priority plays the role of  $p_0$  in the previous algorithm, so it will enter the critical section. When exiting, it will give the priority to the other processor and will play the role of  $p_1$  from the previous algorithm, and so on. We will show that this ensures no lockout.

The modified algorithm provides mutual exclusion in the same manner as Algorithm 11: A processor raises a flag and then inspects the other processor's flag; at least one of the processors observes the other processor's flag as raised and avoids entering the critical section.

The pseudocode for the algorithm appears in Algorithm 12; note that the algorithm is symmetric.

Lemma 4.9 is still valid for Algorithm 12, and can be used to prove:

#### **Theorem 4.11** Algorithm 12 provides mutual exclusion.

**Proof.** Consider any execution. Assume, by way of contradiction, that both processors are in the critical section at some point. By Lemma 4.9, it follows that Want[0] = Want[1] = 1 at this point. Assume, without loss of generality, that  $p_0$ 's last write to Want[0] before entering the critical section follows  $p_1$ 's last write to Want[1] before entering the critical section. Note that  $p_0$  can enter the critical section either through Line 5 or through Line 6; in both cases,  $p_0$  reads Want[1] = 0. However,  $p_0$ 's read of Want[1] follows  $p_0$ 's write to Want[0], which by assumption, follows  $p_1$ 's write to Want[1] (see Fig. 4.6). But in this case,  $p_0$ 's read of Want[1] should return 1, a contradiction.

**Algorithm 12** A bounded mutual exclusion algorithm for two processors: with no lockout.

Initially Want[0] and Want[1] and Priority are all 0

```
code for p_0
                                            code for p_1
⟨Entry⟩:
                                            (Entry):
   Want[0] := 0
1:
                                            1:
                                                Want[1] := 0
2: wait until (Want[1] = 0
                                                wait until Want[0] = 0
        or Priority = 0)
                                                    or Priority = 1
3:
   Want[0] := 1
                                                Want[1] := 1
                                            3:
4: if (Priority = 1) then
                                            4: if (Priority = 0) then
                                                    if (Want[0] = 1) then
5:
        if (Want[1] = 1) then
                                            5:
           goto Line 1
                                                       goto Line 1
6: else wait until (Want[1] = 0)
                                            6:
                                                else wait until (Want[0] = 0)
(Critical Section)
                                            (Critical Section)
(Exit):
                                            (Exit):
7: Priority := 1
                                                Priority := 0
    Want[0] := 0
                                                Want[1] := 0
(Remainder)
                                            (Remainder)
```

We now show the no deadlock condition.

#### **Theorem 4.12** Algorithm 12 provides no deadlock.

**Proof.** Consider any admissible execution. Suppose in contradiction there is a point after which at least one processor is forever in the entry section and no processor enters the critical section.

First consider the case when both processors are forever in the entry section. Since both processors are in the entry section, the value of *Priority* does not change. Assume, without loss of generality, that Priority = 0. Thus  $p_0$  passes the test in Line 2 and loops forever in Line 6 with Want[0] = 1. Since Priority = 0,  $p_1$  does not reach Line 6. Thus  $p_1$  waits in Line 2, with Want[1] = 0. In this case,  $p_0$  passes the test in Line 6 and enters the critical section, a contradiction.

Thus, it must be that only one processor is forever in the entry section, say  $p_0$ . Since  $p_1$  does not stay in the critical section or exit section forever, after some point  $p_1$  is forever in the remainder section. So after some point Want[1] equals 0 forever. Then  $p_0$  does not loop forever in the entry section (see Lines 2, 5, and 6) and enters the critical section, a contradiction.

#### **Theorem 4.13** Algorithm 12 provides no lockout.

**Proof.** Consider any admissible execution. Assume, by way of contradiction, that some processor, say  $p_0$ , is starved. Thus from some point on,  $p_0$  is forever in the entry section.

Case 1: Suppose  $p_1$  executes Line 7 (setting *Priority* to 0) at some later point. Then *Priority* equals 0 forever after. Thus  $p_0$  passes the test in Line 2 and skips Line 5. So  $p_0$  must be stuck in Line 6, waiting for Want[1] to be 0, which never occurs. Thus  $p_1$  is always executing between Lines 3 and 8. But since  $p_1$  does not stay in the critical section forever, this would mean that  $p_1$  is stuck in the entry section forever, violating no deadlock (Theorem 4.12).

Case 2: Suppose  $p_1$  never executes Line 7 at some later point. Since there is no deadlock, it must be that  $p_1$  is forever in the remainder section. Thus Want[1] equals 0 henceforth. Then  $p_0$  can never be stuck at Line 2, 5, or 6 and it enters the critical section, a contradiction.

# 4.4.3 A Bounded Mutual Exclusion Algorithm for n Processors

To construct a solution for the general case of n processors we employ the algorithm for two processors. Processors compete pairwise, using the two-processor algorithm described in Section 4.4.2, in a tournament tree arrangement. The pairwise competitions are arranged in a complete binary tree. Each processor begins at a specific leaf of the tree. At each level, the winner gets to proceed to the next higher level, where it competes with the winner of the competition on the other side of the tree. The processor on the left side plays the role of  $p_0$ , and the processor on the right plays the role of  $p_1$ . The processor that wins at the root enters the critical section.


Let  $k = \lceil \log n \rceil - 1$ . Consider a complete binary tree with  $2^k$  leaves (and a total of  $2^{k+1} - 1$  nodes). The nodes of the tree are numbered inductively as follows. The root is numbered 1; the left child of a node numbered v is numbered v and the right child is numbered v 1. Note that the leaves of the tree are numbered v 2, v 2, v 2, v 3, v 4, v 5, v 6, v 6, v 7, v 8, v 8, v 9, v

With each node we associate three binary shared variables whose roles are analogous to the variables used by the two-processor algorithm (Algorithm 12). Specifically, with node number v we associate shared variables  $Want^v[0]$ ,  $Want^v[1]$ , and  $Priority^v$ , whose initial values are all 0.

The algorithm is recursive and instructs a processor what to do when reaching some node in the tree. The code for the algorithm consists of a procedure Node(v,side) that is executed when a processor accesses node number v while playing the role of processor side; the procedure appears in Algorithm 13. We associate a critical section with each node. A node's critical section (Lines 7 through 9) includes the entry code (Lines 1 through 6) executed at all the nodes on the path from that node's parent to the root, the original critical section, and the exit code (Lines 10 through 11) executed at all the nodes on the path from the root to that node's parent. To begin the competition for the (real) critical section, processor  $p_i$  executes  $Node(2^k + \lfloor i/2 \rfloor, i \mod 2)$ ; that is, this starts the recursion.

We now present the correctness proof of the algorithm.

We want to consider the "projection" of an execution of the tree algorithm onto node v, that is, we only consider steps that are taken while executing the code in Node(v, 0) and Node(v, 1). We will show that this is an execution of the 2-processor



**Fig. 4.7** The tournament tree for n = 8.

algorithm, if we view every processor that executes Node(v, 0) as  $p_0$  and every processor that executes Node(v, 1) as  $p_1$ . Thus different processors play the roles of  $p_0$  (for node v) throughout the execution, and the same for  $p_1$ . We now proceed more formally.

Fix any execution

$$\alpha = C_0 \varphi_1 C_1 \varphi_2 C_2 \dots$$

of the tournament tree algorithm. Let  $\alpha_v$  be the sequence of alternating configurations and events

$$D_0\pi_1D_1\pi_2D_2\dots$$

defined inductively as follows.  $D_0$  is the initial configuration of the 2-processor algorithm. Suppose  $\alpha_v$  has been defined up to  $D_{i-1}$ . Let  $\varphi_j$  be the *i*th event of  $\alpha$  that is a step in  $\operatorname{Node}(v,0)$  or  $\operatorname{Node}(v,1)$ . Let  $\varphi_j=k$ , meaning  $p_k$  takes this step. Suppose without loss of generality that  $\varphi_j$  is a step in  $\operatorname{Node}(v,0)$ . Then let  $\pi_i=0$  (i.e., let  $p_0$  take this step), and let  $D_i$  be the configuration in which the variables' states are those of the node v variables in  $C_j$ , the state of  $p_1$  is the same as in  $D_{i-1}$ , and the state of  $p_0$  is the same as the state of  $p_k$  in  $C_j$  except for the id being replaced with 0. (Note that all processors have the same code in the tournament tree algorithm except for their ids, and the id is only used in the start of the recursion to determine which leaf is the starting place.)

## **Lemma 4.14** For every v, $\alpha_v$ is an execution of the 2-processor algorithm.

**Proof.** Comparing the code of Node(v, i) with the 2-processor algorithm for  $p_i$ , i = 0, 1, shows that they are the same. The only thing we have to check is that only one processor performs instructions of Node(v, i) at a time. We show this by induction on the level of v, starting at the leaves.

Basis: v is a leaf. By construction only one processor ever performs the instructions of Node(v, i), i = 0, 1.

Induction: v is not a leaf. By the code, if a processor executes instructions of Node(v, 0), then it is in the critical section for v's left child. By the inductive hypothesis and the fact that the 2-processor algorithm guarantees mutual exclusion (Theorem 4.11), only one processor at a time is in the critical section for v's left child.

## Algorithm 13 The tournament tree algorithm:

A bounded mutual exclusion algorithm for n processors.

```
procedure Node(v: integer; side: 0..1)
    Want^{v}[side] := 0
2:
    wait until (Want^{v}[1 - side] = 0 or Priority^{v} = side)
    Want^{v}[side] := 1
3:
4: if (Priority^v = 1 - side) then
5:
        if (Want^{v}[1 - side] = 1) then goto Line 1
6: else wait until (Want^{v}[1 - side] = 0)
7: if (v = 1) then
                                                                           // at the root
8:
        (Critical Section)
9: else Node(\lfloor v/2 \rfloor, v \mod 2)
10: Priority^{v} := 1 - side
11: Want^{v}[side] := 0
end procedure
```

Thus only one processor at a time executes instructions of Node(v, 0). Similarly, only one processor at a time executes instructions of Node(v, 1).

# **Lemma 4.15** For all v, if $\alpha$ is admissible, then $\alpha_v$ is admissible.

**Proof.** Pick a node v. The proof is by induction on the level of v, starting at the root.

Basis: Suppose v is the root. Since exit sections have no loops, it is sufficient to show that in  $\alpha_v$ , no processor stays in the critical section forever. Since  $\alpha$  is admissible, no processor stays in the real critical section forever. Since the critical section for  $\alpha_v$  is the real critical section, the same is true of  $\alpha_v$ .

Induction: Suppose v is not the root. Again, it is sufficient to show that in  $\alpha_v$ , no processor stays in the critical section forever. Let u be v's parent. By the inductive hypothesis,  $\alpha_u$  is admissible, and therefore, since there is no lockout in  $\alpha_u$  (Theorem 4.13), the processor eventually enters the critical section for u. By the inductive hypothesis, the processor eventually exits the critical section for u, completes the exit section for u, and exits the critical section for v.

## **Theorem 4.16** Algorithm 13 provides mutual exclusion and no lockout.

**Proof.** To show mutual exclusion, assume in contradiction there is an admissible execution in which two processors are in the critical section simultaneously. Lemma 4.14 implies that the restriction to the root of the tree is an admissible execution of the 2-processor algorithm. Since the 2-processor algorithm guarantees mutual exclusion by Theorem 4.11, two processors cannot be in the critical section simultaneously, a contradiction.

To show no lockout, assume in contradiction there is an admissible execution in which no processor stays in the critical section forever, and some processor, say  $p_i$ , is

stuck in the entry section forever after some point. Let v be the leaf node associated with  $p_i$  in the tournament tree. Lemmas 4.14 and 4.15 imply that the restriction to v is an admissible execution of the 2-processor algorithm in which no processor stays in the critical section forever. Since the 2-processor algorithm has no lockout by Theorem 4.13,  $p_i$  cannot be locked out, a contradiction.

# 4.4.4 Lower Bound on the Number of Read/Write Registers

In this section, we show that any deadlock-free mutual exclusion algorithm using only shared read/write registers must use at least n shared variables, regardless of their size.

The proof allows the shared variables to be multi-writer, that is, every processor can write to every variable. Note that if variables are single-writer, then the lower bound is obvious, because every processor must write something (to a separate variable) before entering the critical section. Otherwise, a processor could enter the critical section without other processors knowing, and some other processor may enter concurrently, thereby violating mutual exclusion.

Fix a no deadlock mutual exclusion algorithm A. We will show that A uses at least n shared variables by showing that there is some reachable configuration of A in which each of the n processors is about to write to a distinct shared variable. The notion of being about to write to a variable is captured in the definition of a processor "covering" a variable:

**Definition 4.4** A processor covers a variable in a configuration if it is about to write it (according to its state in the configuration).

We will use induction on the number of covered variables to show the existence of the desired configuration. For the induction to go through, we will need the configuration to satisfy an additional property, that of appearing to be quiescent to a certain set of processors. This notion is captured in the definition of *P*-quiescent:

**Definition 4.5** Configuration C is P-quiescent, where P is a set of processors, if there exists a reachable quiescent configuration D such that  $C \stackrel{P}{\sim} D$ .

A useful fact about covered variables is that, under certain circumstances, a processor must write to at least one variable that is not covered before it can enter the critical section. The intuition is that the processor must inform the others that it is in the critical section, in order to avoid a violation of mutual exclusion, and this information must not be overwritten before it is observed by some other processor. The following lemma formalizes this fact.

**Lemma 4.17** Let C be a reachable configuration that is  $p_i$ -quiescent for some processor  $p_i$ . Then there exists a  $p_i$ -only schedule  $\sigma$  such that  $p_i$  is in the critical section in  $\sigma(C)$ , and during  $exec(C, \sigma)$ ,  $p_i$  writes to some variable that is not covered by any other processor in C.




Fig. 4.8 Proof of Lemma 4.17.

**Proof.** First we show that  $\sigma$  exists. Since C is  $p_i$ -quiescent, there is a quiescent configuration D such that  $C \stackrel{p_i}{\sim} D$ . By the no deadlock condition, if  $p_i$  alone takes steps from D, it eventually enters the critical section. Thus if  $p_i$  alone takes steps from C, the same will happen.

Now we show that during  $exec(C, \sigma)$ ,  $p_i$  writes to some variable that is not covered by any other processor in C. Suppose in contradiction during  $exec(C, \sigma)$ ,  $p_i$  never writes to a variable that is not covered by any other processor in C. Let W be the set of variables that are covered in C by at least one processor other than  $p_i$  and let P be a set of processors, not including  $p_i$ , such that each variable in W is covered by exactly one processor in P (see Fig. 4.8).

Starting at C, let each processor in P take one step (in any order). The result is that all the variables that were covered in W have now been overwritten. Then invoke the no deadlock condition and the unobstructed exit condition successively to cause every processor that is not in the remainder section in C to go into the critical section (if necessary), complete the exit section, and enter the remainder section, where it stays. Let  $\tau$  be this schedule and call the resulting configuration Q. Note that Q is quiescent.

Pick any processor  $p_j$  other than  $p_i$ . By the no deadlock condition, there is a  $p_j$ -only schedule from Q that causes  $p_j$  to enter the critical section. Call this schedule  $\pi$ . So at the end of  $exec(C, \tau\pi)$ ,  $p_j$  is in the critical section.

Finally, observe that during  $\tau$  and  $\pi$ , the other processors cannot tell whether  $p_i$  has performed the steps in  $\sigma$  or not, because the first part of  $\tau$  overwrites anything that  $p_i$  may have written (since we are assuming  $p_i$  only writes to covered variables). Thus, at the end of  $exec(C, \sigma\tau\pi)$ ,  $p_j$  is in the critical section, just as it was at the end of  $exec(C, \tau\pi)$ . But  $p_i$  is also in the critical section at the end of  $exec(C, \sigma\tau\pi)$  since it took no steps during  $\tau\pi$ , violating mutual exclusion.

The next lemma is the heart of the proof, showing inductively the existence of a number of covered variables.

**Lemma 4.18** For all  $k, 1 \le k \le n$ , and for all reachable quiescent configurations C, there exists a configuration D reachable from C by a  $\{p_0, \ldots, p_{k-1}\}$ -only schedule such that  $p_0, \ldots, p_{k-1}$  cover k distinct variables in D and D is  $\{p_k, \ldots, p_{n-1}\}$ -quiescent.




Fig. 4.9 Simple case in proof of Lemma 4.18.

## **Proof.** By induction on k.

Basis: k = 1. For the basis, note that before entering the critical section, a processor must write to some shared variable. The desired configuration is obtained by considering the execution in which only  $p_0$  takes steps and truncating it just before the first write by  $p_0$ .

In more detail: Fix a reachable quiescent configuration C. By Lemma 4.17, there exists a  $p_0$ -only schedule  $\sigma$  such that  $p_0$  performs at least one write during  $exec(C, \sigma)$ .

Let  $\sigma'$  be the prefix of  $\sigma$  ending just before  $p_0$  performs its first write, say to variable x. Let  $D = \sigma'(C)$ . Clearly,  $p_0$  covers x in D. Since mem(D) = mem(C) and only  $p_0$  takes steps in  $\sigma'$ , D is  $\{p_1, \ldots, p_{n-1}\}$ -quiescent.

*Induction:* Assume the lemma is true for  $k \ge 1$  and show it for k + 1.


For purposes of explanation, assume for now that every application of the inductive hypothesis causes the same set W of k variables to be covered by  $p_0$  through  $p_{k-1}$ . Refer to Figure 4.9 for this simpler situation.

By the inductive hypothesis, we can get to a configuration  $C_1$  that appears quiescent to  $p_k$  through  $p_{n-1}$  in which  $p_0$  through  $p_{k-1}$  cover W. We must show how to cover one more variable, for a total of k+1 covered variables.

Lemma 4.17 implies that we can get  $p_k$  to cover an additional variable, say X, by starting at  $C_1$  and just having  $p_k$  take steps. Call this schedule  $\pi'$ . However, the resulting configuration does not necessarily appear quiescent to  $p_{k+1}$  through  $p_{n-1}$ , because  $p_k$  may have written to some (covered) variables.

From  $\pi'(C_1)$ , we can get to a  $\{p_{k+1},\ldots,p_{n-1}\}$ -quiescent configuration while still keeping X covered by  $p_k$  as follows. First, we overwrite all traces of  $p_k$  by having  $p_0$  through  $p_{k-1}$  each take a step. Second, we successively invoke the no deadlock condition and the unobstructed exit condition to cause  $p_0$  through  $p_{k-1}$  (in some order) to cycle through the critical section and into the remainder section. Call this schedule  $\tau$  and let  $D_1' = \tau(\pi'(C_1))$ .

Finally, we would like to invoke the inductive hypothesis on  $D'_1$  to get to another configuration in which W is covered again and which appears quiescent to  $p_{k+1}$ 



**Fig. 4.10** General structure of the execution constructed in Lemma 4.18.

through  $p_{n-1}$ . This would be the desired configuration, because X is still covered, giving a total of k+1 covered variables.

But the inductive hypothesis requires that we start with a (totally) quiescent configuration, and  $D_1'$  is not quiescent because  $p_k$  is in the entry section. However, this problem can be solved by noting that applying  $\tau$  to  $C_1$  produces a configuration  $D_1$  that is quiescent. Thus by the inductive hypothesis, there is a  $\{p_0,\ldots,p_{k-1}\}$ -only schedule  $\sigma$  such that  $C_2=\sigma(D_1)$  is  $\{p_k,\ldots,p_{n-1}\}$ -quiescent and W is covered by  $p_0$  through  $p_{k-1}$ .


Since  $D_1$  looks like  $D_1'$  to  $p_0$  through  $p_{k-1}$ ,  $p_0$  through  $p_{k-1}$  do the same thing in  $exec(D_1', \sigma)$  as in  $exec(D_1, \sigma)$ . Thus in  $C_2' = \sigma(D_1')$ , k+1 variables are covered (W plus X) and  $C_2'$  appears quiescent to  $p_{k+1}$  through  $p_{n-1}$ .

However, it may *not* be the case that every application of the inductive hypothesis causes the same set of k variables to be covered. But because only a finite number of shared variables is used by the algorithm, there is only a finite number of different possibilities for which k variables are covered. Thus we repeatedly apply the inductive hypothesis, cycling between quiescent configurations  $(D_1, D_2, \ldots)$  and  $\{p_k, \ldots, p_{n-1}\}$ -quiescent configurations in which k variables are covered  $(C_1, C_2, \ldots)$ . Eventually we will find two configurations  $C_i$  and  $C_j$  in which the same set of k variables are covered. We can then use essentially the same argument as we did above with  $C_1$  and  $C_2$ .

We now proceed with the details. Let C be a reachable quiescent configuration. We now inductively define an infinite execution fragment starting with  $C = D_0$  and passing through configurations  $C_1, D_1, \ldots, C_i, D_i, \ldots$  (see Fig. 4.10).

Given quiescent configuration  $D_{i-1}$ , i > 0, define configuration  $C_i$  as follows. By the inductive hypothesis, there exists a schedule  $\sigma_i$  such that  $C_i = \sigma_i(D_{i-1})$  is  $\{p_k, \ldots, p_{n-1}\}$ -quiescent and in  $C_i$ ,  $p_0$  through  $p_{k-1}$  cover a set  $W_i$  of k distinct variables.

Given configuration  $C_i$ , i > 0, define  $D_i$  as follows. First, apply the schedule  $0, \ldots, k-1$  to  $C_i$ . This schedule causes every variable in  $W_i$  to be written. Now successively invoke the no deadlock condition and the unobstructed exit condition k times in order to cause each of  $p_0$  through  $p_{k-1}$ , in some order, to enter the critical section, exit the critical section, go to the remainder section, and stay there. Call this schedule  $\tau_i$ . Let  $D_i$  be the resulting configuration,  $\tau_i(C_i)$ . Clearly  $D_i$  is quiescent.



**Fig. 4.11** Perturbation of the execution constructed in Lemma 4.18.

Since the set of variables is finite, there exist i and j,  $1 \le i < j$ , such that  $W_i = W_j$ .

Recall that  $C_i$  is  $\{p_k, \ldots, p_{n-1}\}$ -quiescent. By Lemma 4.17, there is a  $p_k$ -only schedule  $\pi$  such that  $p_k$  is in the critical section in  $\pi(C_i)$ , and during  $exec(C_i, \pi)$ ,  $p_k$  writes to some variable not in  $W_i$ .

Let  $\pi'$  be the schedule of the prefix of  $exec(C_i, \pi)$  just before  $p_k$ 's first write to some variable, say X, not in  $W_i$ . Apply to  $C_i$  the schedule  $\pi'\beta_i \dots \beta_{j-1}$ , where  $\beta_\ell = \tau_\ell \sigma_{\ell+1}$ ,  $i \le \ell < j-1$ . Let  $C_j'$  be the resulting configuration (see Figure 4.11).

We finish by showing that  $C'_j$  is the desired configuration D. Since  $\pi'$  is  $p_k$ -only, the beginning of  $\tau_i$  writes to all variables in  $W_i$ , and  $\beta_i \dots \beta_{j-1}$  involves only  $p_0$  through  $p_{k-1}$ , it follows that  $C'_j \overset{P}{\sim} C_j$ , where P is the set of all processors except  $p_k$ . Thus  $C'_j$  is  $\{p_{k+1}, \dots, p_{n-1}\}$ -quiescent and, in  $C'_j$ ,  $p_0$  through  $p_{k-1}$  cover  $W_j$  and  $p_k$  covers X. Since X is not in  $W_i$  and  $W_i = W_j$ , it follows that X is not in  $W_j$ , and thus k+1 distinct variables are covered in  $C'_j$ .

This lemma, instantiated with k = n and C equal to the initial configuration, implies the existence of at least n distinct variables, namely the covered variables. Thus we have proved:

**Theorem 4.19** Any no deadlock mutual exclusion algorithm using only read/write registers must use at least n shared variables.

#### 4.4.5 Fast Mutual Exclusion

Previously, we have seen two general mutual exclusion algorithms, the bakery algorithm (Algorithm 10) and the tournament tree algorithm (Algorithm 13). In both algorithms, the number of steps a processor executes when trying to enter the critical section depends on n, even in the absence of *contention*, that is, when it is the only processor in the entry section. In most systems, it is expected that the typical contention is significantly smaller than n, that is, only a small number of processors are concurrently trying to enter the critical section.

## Algorithm 14 Contention detector.

```
Initially, door := open, race := -1

1: race := id  // write identifier

2: if door = closed then return lose  // doorway closed

3: else  // doorway open

4: door := closed  // close doorway

5: if race = id then return win

6: else return lose
```

A mutual exclusion algorithm is *fast* if a processor enters the critical section within a constant number of steps when it is the only processor trying to enter the critical section.

A fast algorithm clearly requires the use of multi-writer shared variables; if each variable is written only by a single processor, then a processor wishing to enter the critical section has to check at least n variables for possible competition.

The key for the algorithm is the correct combination of two mechanisms, one for providing fast entry when only a single processor wants the critical section, and the other for providing deadlock freedom when there is contention. We first describe a *contention detector* that allows a processor to detect whether there is contention for the critical section or not, by using only read and write operations.

The contention detector combines two mechanisms. First, a *doorway* mechanism catches a nonempty set of concurrent processors accessing the detector. A two-valued *door* flag is used: When it is *open*, the contention detector is free (and not yet accessed); *door* is set to *closed* after the first processor enters the contention detector.

Because *door* is not accessed atomically, two or more processors might be able to pass through the doorway concurrently. A simple race is used to pick one winner among this set of processors. This is done by having each processor write its identifier to a shared variable *race*, and then reading it to see whether some processor has written to *race* after it. A processor returns "win", and is said to *win* the contention detector, if it passes through the doorway and does not observe another processor in *race*;, otherwise, it returns "lose". The pseudocode is presented in Algorithm 14.

#### **Theorem 4.20** In every admissible execution of Algorithm 14:

- (1) At most one processor wins the contention detector.
- (2) If processor  $p_i$  executes the contention detector alone, that is, no other processor starts the procedure before  $p_i$  completes it, then  $p_i$  wins the contention detector.

**Proof.** Let C be the set of processors that read *open* from *door*, note that this set is not empty, because the value of *door* is initially *open*. Processors in C are candidates for winning the contention detector, while other processors lose in Line 2.

Let  $p_j$  be the processor whose write to *race* is the last before *door* is set to *closed* for the first time. All processors that write to *race* after the write of processor  $p_j$  to *race* are not in C because they read *closed* from *door*. Every processor in C checks *race* after *door* is set to *closed*; thus it reads  $id_j$  or an identifier written afterwards.




Fig. 4.12 Design of fast mutual exclusion algorithm.

Thus only if  $p_j \in C$  and there is no later write to *race* does  $p_j$  win the contention detector. This implies (1).

Property (2) is simple to verify.  $\Box$ 

A processor may win the contention detector even if there is contention, but it is guaranteed that in this case, all other processors lose.

With the contention detector, it is simple to devise a fast mutual exclusion algorithm. Processors enter the contention detector and processors that lose in the contention detector use an ordinary mutual exclusion algorithm, for example, the bakery algorithm (Algorithm 10), so that a single processor is selected to enter the critical section. The winner of the n-processor mutual exclusion and the (possible) winner of the contention detector are arbitrated with a 2-processor mutual exclusion algorithm (Algorithm 12) to select the next processor to enter the critical section (see Fig. 4.12).

Figure 4.12 does not show the exit section of the fast mutual exclusion algorithm. In principle, the processor performs the exit sections of the modules it accessed on the entry to the critical section: first for the 2-processor mutual exclusion algorithm and then either for the contention detector or for the n-processor mutual exclusion algorithm.

However, the contention detector should be reset even if a processor reached the critical section along the so-called *slow path* (after losing the contention detector), so it can detect later intervals without contention. To do that in a correct manner, the contention detector is reset immediately after the processor leaves the critical section, while it is still in exclusion. The details of how this is done are rather sophisticated; see the chapter notes.

Note that when there is contention, however small, a processor may have to enter the critical section along the slow path, after reading n variables. The chapter notes discuss other algorithms that guarantee fast access to the critical section even when there is small contention.

#### **Exercises**

- **4.1** Suppose an algorithm satisfies the condition that in every *admissible* execution, at most one processor is in the critical section in any configuration. Show that this algorithm also satisfies the mutual exclusion condition.
- **4.2** An algorithm solves the 2-mutual exclusion problem if at any time at most two processors are in the critical section. Present an algorithm for solving the 2-mutual exclusion problem by using read-modify-write registers.
- **4.3** (a) Prove, by induction on the length of the execution, the invariant properties of Algorithm 9, as stated in Lemma 4.3.
  - (b) Based on the invariants, prove that Algorithm 9 provides mutual exclusion and FIFO entry to the critical section.
- 4.4 Propose a method for measuring worst-case time complexity in the asynchronous shared memory model analogous to that in the asynchronous message-passing model.
- 4.5 Calculate the waiting time for the algorithm presented in Section 4.4.3 using the method from Exercise 4.4. That is, calculate how long a processor waits, in the worst case, since entering the entry section until entering the critical section. Assume that each execution of the critical section takes at most one time unit.

Hint: Use recursion inequalities.

- **4.6** Present an algorithm that solves the 2-mutual exclusion problem (defined in Exercise 4.2) and efficiently exploits the resources, that is, a processor does not wait when only one processor is in the critical section. The algorithm should use only read/write registers, but they can be unbounded.
- **4.7** Prove that Algorithm 11 provides no deadlock.
- **4.8** Modify the tournament tree mutual exclusion algorithm for *n* processors so that it can use an arbitrary two-processor mutual exclusion algorithm as "subroutines" at the nodes of the tree. Prove that your algorithm is correct. Try to minimize any assumptions you need to make about the two-processor algorithm.
- **4.9** Show why the variable Choosing[i] is needed in the bakery algorithm (Algorithm 10). Specifically, consider a version of Algorithm 10 in which this

variable is omitted, and construct an execution in which mutual exclusion is violated.

- **4.10** Formalize the discussion at the beginning of Section 4.4.4 showing that n variables are required for no deadlock mutual exclusion if they are single-writer.
- **4.11** Show a simplified version of the lower bound presented in Section 4.4.4 for the case n = 2. That is, prove that any mutual exclusion algorithm for two processors requires at least two shared variables.
- **4.12** Write the pseudocode for the algorithm described in Figure 4.12, and prove that it satisfies the mutual exclusion and the no deadlock properties.
  - Which properties should the embedded components satisfy in order to provide the no lockout property?
- **4.13** Construct an execution of the algorithm from Exercise 4.12 in which there are two processors in the entry section and both read at least  $\Omega(n)$  variables before entering the critical section.
- **4.14** Design a fast mutual exclusion algorithm using test&set operations.

# Chapter Notes

We started this chapter by adapting the model of Chapter 2 to shared memory systems. This book considers only *asynchronous* shared memory systems; several books address the PRAM model of synchronous shared memory systems, for example, [142, 164].

Guaranteeing mutual exclusion is a fundamental problem in distributed computing, and many algorithms have been designed to solve it. We have only touched on a few of them in this chapter. Good coverage of this topic appears in the book by Raynal [225].

We first showed simple algorithms for achieving mutual exclusion using strong hardware primitives; these algorithms, presented in Section 4.3, are folklore. The lower bound of n on shared space for bounded waiting (Section 4.3.3) was proved by Burns, Jackson, Lynch, Fischer, and Peterson [62]. In the same paper they showed a lower bound of  $\Omega(\sqrt(n))$  on the number of states of the shared memory for no lockout and a lower bound of n/2 if processors cannot remember anything about previous invocations of the mutual exclusion protocol. Chapter 14 discusses how to use randomization to guarantee no lockout with small shared variables, despite the lower bound.

In shared memory multiprocessors, copies of shared locations are *cached* locally at the processors; this means that if a processor is spinning on a particular location, then waiting will be done on the cached copy. Algorithm 9 is based on the *queue lock* algorithm of Anderson [16], who also discusses its architectural justification. The

algorithm actually uses fetch&inc, a special instance of rmw that allows a processor to read a shared location and increment it by 1, in a single atomic operation. Graunke and Thakkar [125] present a variant using fetch&store (swapping a value between a local register and a shared memory location).

In Algorithm 9, different processors spin on the same location (an entry in the *Flags* array) at different times. This is quite harmful in distributed shared memory systems (described in Chapter 9), where it causes migration of shared memory between processors. An algorithm by Mellor-Crummey and Scott [184] avoids this problem by not assigning memory locations to different processors at different points during the execution.

The first mutual exclusion algorithm using only read/write operations was given by Dijkstra [90], who extended a two-processor algorithm of Dekker to an arbitrary number of processors.

This chapter presents three other algorithms for mutual exclusion using only read/write operations: The bakery algorithm (Algorithm 10) is due to Lamport [153]; the bounded algorithm for two processors (Algorithm 12) is due to Peterson [211]. The use of a tournament tree for generalizing to n processors (Algorithm 13) is adapted from a paper by Peterson and Fischer [214]. This paper, however, uses a different algorithm as the embedded two-processor algorithm. Their algorithms are more sophisticated and use only single-writer registers, whereas our algorithms use multi-writer registers. This presentation was chosen for simplicity and clarity.

Section 4.4.4 presents a lower bound on the number of read/write registers needed for achieving mutual exclusion without deadlock. This lower bound was proved by Burns and Lynch [63]; our proof organizes their ideas in a slightly different form.

Finally, we discussed the notion of fast mutual exclusion algorithms, guaranteeing that a processor enters the critical section within a constant number of steps when there is no contention. This notion was suggested by Lamport [160]. Our presentation follows Moir and Anderson [188] in abstracting the contention detector; the implementation of the contention detector is extracted from Lamport's original fast mutual exclusion algorithm. Rather than using the bakery algorithm when there is contention, Lamport uses a simpler *n*-processor algorithm that guarantees only no deadlock. Furthermore, "smashing" the 2-processor mutual exclusion procedure onto the other modules leads to a very compact algorithm, in which a processor performs only seven steps in order to enter the critical section in the absence of contention.

As Exercise 4.13 demonstrates, being fast provides no guarantee about the behavior of the algorithm in the presence of any contention, even a very low level. In an *adaptive* mutual exclusion algorithm, the number of steps a processor executes when trying to enter the critical section depends on k, a bound on the number of processors concurrently competing for the critical section, that is, the maximum contention. A recent survey of this topic is given by Anderson, Kim and Herman [15].

Copyright © 2004 John Wiley & Sons, Inc. ISBN: 0-471-45324-2

5

# Fault-Tolerant Consensus

Coordination problems require processors to agree on a common course of action. Such problems are typically very easy to solve in reliable systems of the kind we have considered so far. In real systems, however, the various components do not operate correctly all the time. In this chapter, we start our investigation of the problems arising when a distributed system is unreliable. Specifically, we consider systems in which processors' functionality is incorrect.

In Section 5.1, we consider benign types of failures in synchronous message passing systems. In this case, a faulty processor crashes, that is, stops operating, but does not perform wrong operations (e.g., deliver messages that were not sent). We study the *consensus* problem, a fundamental coordination problem that requires processors to agree on a common output, based on their (possibly conflicting) inputs. Matching upper and lower bounds on the number of rounds required for solving consensus are shown.

In Section 5.2, we consider more severe types of (mis)behavior of the faulty processors, still in synchronous message-passing systems. We assume failures are *Byzantine*, that is, a failed processor may behave arbitrarily. We show that if we want to solve consensus, less than a third of the processors can be faulty. Under this assumption, we present two algorithms for reaching consensus in the presence of Byzantine failures. One algorithm uses the optimal number of rounds but has exponential message complexity; the second algorithm has polynomial message complexity, but it doubles the number of rounds.

Finally, we turn to asynchronous systems. We show that consensus cannot be achieved by a deterministic algorithm in asynchronous systems, even if only one processor fails in a benign manner by simply crashing. This result holds whether

communication is via messages or through shared read/write variables. Chapter 15 considers the ability of other types of shared variables to solve consensus. Chapter 16 studies weaker coordination problems that can be solved in such asynchronous systems.

In this chapter, we study both synchronous and asynchronous message-passing systems and asynchronous shared memory systems. In each section, we discuss how to modify the model of the respective reliable system to include the specific type of faulty behavior.

#### 5.1 SYNCHRONOUS SYSTEMS WITH CRASH FAILURES

In this section, we discuss a simple scenario for fault-tolerant distributed computing: a synchronous system in which processors fail by simply ceasing to operate. For all message-passing systems in this section, we assume that the communication graph is complete, that is, processors are located at the nodes of a clique. We further assume that the communication links are completely reliable and all messages sent are delivered.

#### 5.1.1 Formal Model

We need to modify the formal definitions from Chapter 2 for a synchronous messagepassing system to handle processor crashes.

A vital parameter of the system definition is f, the maximum number of processors that can fail. We call the system f-resilient.

Recall that in the reliable case, an execution of the synchronous system consists of a series of rounds. Each round consists of the delivery of all messages pending in *outbuf* variables, followed by one computation event for every processor.

For an f-resilient system, the definition of an execution is modified as follows. There exists a subset F of at most f processors, the *faulty* processors; the set of faulty processors can be different in different executions, so that it is not known in advance which processors are faulty. Each round contains exactly one computation event for every processor not in F and *at most* one computation event for every processor in F. Furthermore, if a processor in F does not have a computation event in some round, then it has no computation event in any subsequent round. Finally, in the last round in which a faulty processor has a computation event, an arbitrary subset of its outgoing messages are delivered.

This last property is quite important and causes the difficulties associated with this failure model. If every crash is a *clean* crash, in which either all or none of the crashed processor's outgoing messages from its last step are delivered, consensus can be solved very efficiently (see Exercise 5.2). But the uncertainty in the effect of the crash means that processors must do more work (e.g., exchange more messages) in order to solve consensus.

**Algorithm 15** Consensus algorithm in the presence of crash failures: code for processor  $p_i$ ,  $0 \le i \le n-1$ .

```
Initially V = \{x\} 

1: round k, 1 \le k \le f + 1:

2: send \{v \in V : p_i \text{ has not already sent } v\} to all processors

3: receive S_j from p_j, 0 \le j \le n - 1, j \ne i

4: V := V \cup \bigcup_{j=0}^{n-1} S_j

5: if k = f + 1 then y := \min(V) 

// decide
```

#### 5.1.2 The Consensus Problem

Consider a system in which each processor  $p_i$  has special state components  $x_i$ , the *input*, and  $y_i$ , the *output*, also called the *decision*. Initially,  $x_i$  holds a value from some well-ordered set of possible inputs and  $y_i$  is undefined. Any assignment to  $y_i$  is irreversible. A solution to the *consensus* problem must guarantee the following:

Termination: In every admissible execution,  $y_i$  is eventually assigned a value, for every nonfaulty processor  $p_i$ .

Agreement: In every execution, if  $y_i$  and  $y_j$  are assigned, then  $y_i = y_j$ , for all nonfaulty processors  $p_i$  and  $p_j$ . That is, nonfaulty processors do not decide on conflicting values.


Validity: In every execution, if, for some value v,  $x_i = v$  for all processors  $p_i$ , and if  $y_i$  is assigned for some nonfaulty processor  $p_i$ , then  $y_i = v$ . That is, if all the processors have the same input, then any value decided upon must be that common input.

For two-element input sets, this validity condition is equivalent to requiring that every nonfaulty decision value be the input of some processor, as Exercise 5.1 asks you to show. Once a processor crashes, it is of no interest to the algorithm, and no requirements are placed on its decision.

Below we show matching upper and lower bounds of f+1 on the number of rounds required for reaching consensus in an f-resilient system.

# 5.1.3 A Simple Algorithm

The pseudocode appears in Algorithm 15. In the algorithm, each processor maintains a set of the values it knows to exist in the system; initially, this set contains only its own input. In later rounds, a processor updates its set by joining it with the sets received from other processors and broadcasts any new additions to the set to all processors. This continues for f+1 rounds. At this point, the processor decides on the smallest value in its set.



**Fig. 5.1** Illustration for the proof of Lemma 5.1, f = 3.

Clearly, the algorithm requires exactly f+1 rounds, which implies termination. Furthermore, it is obvious that the validity condition is maintained, because the decision value is an input of some processor. The next lemma is the key to proving that the agreement condition is satisfied.

**Lemma 5.1** In every execution, at the end of round f + 1,  $V_i = V_j$ , for every two nonfaulty processors  $p_i$  and  $p_j$ .

**Proof.** It suffices to show that if  $x \in V_i$  at the end of round f + 1, then  $x \in V_j$  at the end of round f + 1, for all nonfaulty processors  $p_i$  and  $p_j$ .

Let r be the first round in which x is added to  $V_i$  (in Line 4), for any nonfaulty processor  $p_i$ . If x is initially in  $V_i$ , let r be 0. If  $r \le f$  then, in round  $r+1 \le f+1$ ,  $p_i$  sends x to each  $p_j$ , which causes  $p_j$  to add x to  $V_j$ , if it is not already present.

Otherwise, suppose r=f+1 and let  $p_j$  be a nonfaulty processor that receives x for the first time in round f+1. Then there must be a chain of f+1 processors  $p_{i_1},\ldots,p_{i_{f+1}}$  that transfers the value x to  $p_j$ . That is,  $p_{i_1}$  sends x to  $p_{i_2}$  in round 1,  $p_{i_2}$  sends x to  $p_{i_3}$  in round 2, etc., and finally  $p_{i_f}$  sends x to  $p_{i_{f+1}}$  in round f, and  $p_{i_{f+1}}$  sends x to  $p_j$  in round f + 1. (Fig. 5.1 illustrates this situation for f=3.) Since each processor sends a particular value only once, the processors  $p_{i_1},\ldots,p_{i_{f+1}}$  form a set of f+1 distinct processors. Thus there must be at least one nonfaulty processor among  $p_{i_1},\ldots,p_{i_{f+1}}$ . However, this processor adds x to its set at a round f < f < r, contradicting the assumption that f > f is minimal.

Therefore, nonfaulty processors have the same set in Line 5 and decide on the same value. This implies that the agreement condition is satisfied. Thus we have:

**Theorem 5.2** Algorithm 15 solves the consensus problem in the presence of f crash failures within f + 1 rounds.

#### 5.1.4 Lower Bound on the Number of Rounds

We now present a lower bound of f+1 on the number of rounds required for reaching consensus in the presence of crash failures. This implies that the algorithm presented in Section 5.1.3 is optimal. We assume that  $f \leq n-2$ .

The intuition behind the lower bound is that if processors decide too early, they cannot distinguish between admissible executions in which they should make different decisions. The notion of indistinguishability is crucial to this proof and is central in our understanding of distributed systems. To capture this notion formally, we introduce the following definition of a processor's view of the execution.

**Definition 5.1** Let  $\alpha$  be an execution and let  $p_i$  be a processor. The view of  $p_i$  in  $\alpha$ , denoted by  $\alpha | p_i$ , is the subsequence of computation and message delivery events that occur in  $\alpha$  at  $p_i$  together with the state of  $p_i$  in the initial configuration of  $\alpha$ .


Chapter 4 included a definition of two (shared memory) configurations being similar for a processor (Definition 4.1). Using the notion of view that was just defined, we can extend the definition of similarity to entire (message passing) executions. However, here we are only concerned if a *nonfaulty* processor cannot distinguish between the executions.

**Definition 5.2** Let  $\alpha_1$  and  $\alpha_2$  be two executions and let  $p_i$  be a processor that is nonfaulty in  $\alpha_1$  and  $\alpha_2$ . Execution  $\alpha_1$  is similar to execution  $\alpha_2$  with respect to  $p_i$ , denoted  $\alpha_1 \stackrel{p_i}{\sim} \alpha_2$ , if  $\alpha_1 | p_i = \alpha_2 | p_i$ .

Some technical details in the lower bound proof are made easier if we restrict attention to consensus algorithms in which every processor is supposed to send a message to every other processor at each round. This does not impair the generality of the result, because any consensus algorithm can be modified trivially to conform to this rule by adding dummy messages where necessary. We also assume that every processor keeps a history of all the messages it has received in all the previous rounds, so that a configuration contains the information concerning which processors have failed and how many rounds (or parts of rounds) have elapsed.

An execution is said to be failure sparse if there is at most one crash per round. Such executions are very useful in proving the lower bound — even a single failure can cause some information to be lost, and stretching out the failures over more rounds increases the amount of time in which there is uncertainty about the decision. In the remainder of this section, we only consider executions that are prefixes of admissible failure-sparse executions and configurations appearing in such executions. In particular, all definitions in this section are with respect to failure-sparse executions, and we will only explicitly mention "failure sparse" when the argument crucially depends on this property.

<sup>&</sup>lt;sup>1</sup> If f = n - 1 then consensus can be achieved within f rounds, by a small modification to Algorithm 15; see Exercise 5.3.



**Fig. 5.2** Schematic of the set S of all admissible failure-sparse executions that include configuration C. Solid lines  $(\alpha, \beta, \gamma)$  represent single executions. Shaded triangle with endpoint C, D or E represents all executions in S that include that configuration. If all decisions in the white triangle are 1, then D is 1-valent; if all decisions in the black triangle are 0, then E is 0-valent; in this case C is bivalent.

A key notion in this proof (and in others) is the set of decisions that can be reached from a particular configuration. The next few definitions formalize this notion.

The valence of configuration C is the set of all values that are decided upon by a nonfaulty processor in some configuration that is reachable from C in an (admissible failure sparse) execution that includes C. By the termination condition, the set cannot be empty. C is univalent if this set contains one value; it is 0-valent if this value is 0, and 1-valent if this value is 1. If the set contains two values then C is bivalent. Figure 5.2 shows an example of 0-valent, 1-valent, and bivalent configurations.

If some processor has decided in a configuration, the agreement condition implies that the configuration is univalent.

**Theorem 5.3** Any consensus algorithm for n processors that is resilient to f crash failures requires at least f+1 rounds in some admissible execution, for all n > f+2.

**Proof.** Consider any consensus algorithm A for n processors and f crash failures, with  $n \ge f + 2$ .

The proof strategy is, first, to show that there exists an (f-1)-round execution of A in which the configuration at the end is undecided. The next step is to show that with just one more round it is not possible for the processors to decide explicitly. Thus at least f+1 rounds are required for decision.

The (f-1)-round execution in the first stage is constructed by induction. Lemma 5.4 shows that there is an "undecided" initial configuration. Lemma 5.5 shows how to construct an undecided k-round execution out of an undecided (k-1)-round execution, up to the limit of f-1. The executions manipulated by the proof are failure-sparse ones, and thus "undecided" here means bivalent with respect to failure-sparse executions.

**Lemma 5.4** Algorithm A has a bivalent initial configuration.

**Proof.** Suppose in contradiction that all initial configurations are univalent. Since the initial configuration in which all inputs are 0 is 0-valent and the initial configuration in which all inputs are 1 is 1-valent, there must exist two configurations that differ in the input of only one processor yet have different valences.

In particular, let  $I_0$  be a 0-valent initial configuration and  $I_1$  be a 1-valent initial configuration such that  $I_0$  and  $I_1$  differ only in the input of processor  $p_i$ .

Consider the schedule  $\sigma$  in which  $p_i$  fails initially and no other processors fail. Assume that  $\sigma$  is long enough to ensure that all the nonfaulty processors decide when starting from  $I_0$ . Note that the resulting execution is failure sparse. Since  $I_0$  is 0-valent, applying  $\sigma$  to  $I_0$  results in a decision of 0.

What happens if  $\sigma$  is applied to  $I_1$ ? The processors other than  $p_i$  are nonfaulty and cannot tell the difference between these two executions (formally, the executions are similar with respect to every processor other than  $p_i$ ). Thus the nonfaulty processors decide 0 in  $I_1$ , contradicting the 1-valence of  $I_1$ .

Thus there is at least one bivalent initial configuration.

**Lemma 5.5** For each k,  $0 \le k \le f - 1$ , there is a k-round execution of A that ends in a bivalent configuration.

**Proof.** The proof is by induction on k. The base case, k=0, follows from Lemma 5.4.

Assume that the lemma is true for  $k-1 \ge 0$  and show it is true for  $k \le f-1$ . Let  $\alpha_{k-1}$  be the (k-1)-round execution ending in a bivalent configuration whose existence is guaranteed by the inductive hypothesis.


Assume in contradiction that all one-round extensions of  $\alpha_{k-1}$  with at most one additional crash end in a univalent configuration.

Without loss of generality, assume that the one-round failure-free extension of  $\alpha_{k-1}$ , denoted  $\beta_k$ , leads to a 1-valent configuration. Since  $\alpha_{k-1}$  ends in a bivalent configuration, there is another one-round extension of  $\alpha_{k-1}$  that ends in a 0-valent configuration. Call this execution  $\gamma_k$ . Since we are working exclusively with failure-sparse execution, exactly one failure occurs in round k of  $\gamma_k$ . In the execution  $\gamma_k$ , let  $p_i$  be the processor that crashes and  $q_1, \ldots, q_m$  be the processors to whom  $p_i$  fails to send (see Fig. 5.3); m is some value between 1 and n inclusive.

For each j,  $0 \le j \le m$ , define execution  $\alpha_k^j$  to be the one-round extension of  $\alpha_{k-1}$  in which  $p_i$  fails to send to  $q_1, \ldots, q_j$ . Note that  $\alpha_k^0 = \beta_k$  and is 1-valent, whereas  $\alpha_k^m = \gamma_k$  and is 0-valent.

What are the valences of the intermediate  $\alpha_k^j$  executions? Somewhere in the sequence  $\alpha_k^0, \alpha_k^1, \ldots, \alpha_k^{m-1}, \alpha_k^m$  there is a switch from 1-valent to 0-valent. Let j be such that  $\alpha_k^j$  is 1-valent and  $\alpha_k^{j+1}$  is 0-valent. Note that the only difference between  $\alpha_k^j$  and  $\alpha_k^{j+1}$  is that  $p_i$  sends to  $q_{j+1}$  in  $\alpha_k^j$  but not in  $\alpha_k^{j+1}$ .

The number of faulty processors in  $\alpha_k^j$  (and also in  $\alpha_k^{j+1}$ ) is less than f, since at most k-1 < f-1 processors crash in  $\alpha_{k-1}$  and  $p_i$  crashes in round k. Thus there is still one more processor that can crash without violating the bound f on the number of failures. Consider the admissible extensions  $\delta_k^j$  and  $\delta_k^{j+1}$  of  $\alpha_k^j$  and  $\alpha_k^{j+1}$ , respectively, in which  $q_{j+1}$  crashes at the beginning of round k+1, without ever



**Fig. 5.3** Illustration for the proof that there is a k-round execution ending in a bivalent configuration (Lemma 5.5). Valences of configurations are indicated by values in boxes. Edge labels indicate to whom  $p_i$  fails to send.


getting a chance to reveal whether or not it received a message from  $p_i$  in round k+1, and no further processors crash. The two executions  $\delta_k^j$  and  $\delta_k^{j+1}$  are similar with respect to every nonfaulty processor, since the only difference between them is that  $p_i$  sends to  $q_{j+1}$  in  $\delta_k^j$  but not in  $\delta_k^{j+1}$ , yet  $q_{j+1}$  crashes before revealing this information. Thus  $\alpha_k^j$  and  $\alpha_k^{j+1}$  must have the same valence, which is a contradiction.

Thus there must exist a one-round extension of  $\alpha_{k-1}$  with at most one additional crash that ends in a bivalent configuration.

From the previous lemma, we have an (f-1)-round execution that ends in a bivalent configuration. The next lemma concerns round f — this round may not preserve bivalence, but we show that nonfaulty processors cannot determine yet what decision to make, and thus an additional round is necessary.

**Lemma 5.6** If  $\alpha_{f-1}$  is an (f-1)-round execution of A that ends in a bivalent configuration, then there exists a one-round extension of  $\alpha_{f-1}$  in which some nonfaulty processor has not decided.

**Proof.** Let  $\beta_f$  be the one-round extension of  $\alpha_{f-1}$  in which no failure occurs in round f. If  $\beta_f$  ends in a bivalent configuration, we are done. Suppose  $\beta_f$  ends in a univalent configuration, say 1-valent. Since the configuration at the end of  $\alpha_{f-1}$  is bivalent, some other one-round extension of  $\alpha$  results in a configuration that is either bivalent (in which case we are done) or 0-valent; call this execution  $\gamma_f$ . It must be that exactly one processor fails in round f of  $\gamma_f$ , that is, some processor  $p_i$  is faulty and fails to send a message to some nonfaulty processor  $p_j$ . The reason why  $p_j$  exists is that  $p_j$  cannot fail in round f, since  $p_i$  is the processor that fails in this round, and



**Fig. 5.4** Illustration for the proof that some processor is still undecided in round f (Lemma 5.6). Valences of configurations are indicated by values in boxes. Edge labels indicate to whom  $p_i$  fails or does not fail to send.

 $p_j$  cannot already have failed since otherwise there would be no observable difference between the executions. Consider a third one-round extension  $\delta_f$  of  $\alpha_{f-1}$  that is the same as  $\gamma_f$  except that  $p_i$  succeeds in sending to some nonfaulty processor  $p_k$  other than  $p_j$ ;  $p_k$  must exist since  $n \ge f + 2$ . (It is possible for  $\delta_f$  to be the same as  $\gamma_f$ .) See Fig. 5.4.

The executions  $\beta_f$  and  $\delta_f$  are similar with respect to  $p_k$ . Thus at the end of round f in  $\delta_f$ ,  $p_k$  is either undecided or has decided 1, since  $\beta_f$  is 1-valent. Similarly, the executions  $\gamma_f$  and  $\delta_f$  are similar with respect to  $p_j$ . Thus at the end of round f in  $\delta_f$ ,  $p_j$  is either undecided or has decided 0, since  $\gamma_f$  is 0-valent. Since the algorithm satisfies the agreement property, it cannot be the case in  $\delta_f$  that both  $p_j$  and  $p_k$  have decided.

We now conclude the proof of Theorem 5.3. Lemmas 5.5 and 5.6 together imply the existence of an f-round execution in which some nonfaulty processor has not decided. In every admissible extension of this execution (for instance, the extension in which there are no further crashes), at least f+1 rounds are required for termination.

#### 5.2 SYNCHRONOUS SYSTEMS WITH BYZANTINE FAILURES

We now turn to study more severe, malicious failures, still in the context of synchronous systems. This model is often called the *Byzantine model*, because of the following metaphoric description of the consensus problem:

Several divisions of the Byzantine army are camped outside an enemy city. Each division is commanded by a general. The generals can communicate with each other only by reliable messengers. The generals should decide on a common plan of action, that is, they should decide whether to attack the city or not (cf. agreement), and if the generals are unanimous in their initial opinion, then that opinion should be the decision (cf. validity). The new wrinkle is that some of the generals may be traitors (that is why they are in the Byzantine army) and may try to prevent the loyal generals from agreeing. To do so, the traitors send conflicting messages to different generals, falsely report on what they heard from other generals, and even conspire and form a coalition.

#### 5.2.1 Formal Model

We need to modify the definition of execution from Chapter 2 (for reliable synchronous message passing) to handle Byzantine processor failures. In an execution of an f-resilient Byzantine system, there exists a subset of at most f processors, the faulty processors.<sup>2</sup> In a computation step of a faulty processor, the new state of the processor and the contents of the messages sent are completely unconstrained. As in the reliable case, every processor takes a computation step in every round and every message sent is delivered in that round.

Thus a faulty processor can behave arbitrarily and even maliciously, for example, it can send different messages to different processors (or not send messages at all) when it is supposed to send the same message. The faulty processors can appear to coordinate with each other. In some situations, the recipient of a message from a faulty processor can detect that the sender is faulty, for instance, if the message is improperly formatted. Difficulties arise when the message received is plausible to the recipient, yet not correct. A faulty processor can also mimic the behavior of a crashed processor by failing to send any messages from some point onward.

#### 5.2.2 The Consensus Problem Revisited

The definition of the consensus problem in the presence of Byzantine failures is the same as for crash failures and is repeated here. Each processor  $p_i$  has input and output state components,  $x_i$  and  $y_i$ ; initially,  $x_i$  holds a value from some well-ordered set and  $y_i$  is undefined. Any assignment to  $y_i$  is irreversible. A solution to the consensus problem must guarantee the following:

Termination: In every admissible execution,  $y_i$  is eventually assigned a value, for every nonfaulty processor  $p_i$ .

Agreement: In every execution, if  $y_i$  and  $y_j$  are assigned, then  $y_i = y_j$ , for all nonfaulty processors  $p_i$  and  $p_j$ . That is, nonfaulty processors do not decide on conflicting values.

 $<sup>^2</sup>$ In some of the literature, the upper bound on the number of Byzantine processors is denoted t, for traitors.

Validity: In every execution, if, for some value v,  $x_i = v$  for all processors  $p_i$ , and if  $y_i$  is assigned for some nonfaulty processor  $p_i$ , then  $y_i = v$ . That is, if all the processors have the same input, then any value decided upon by a nonfaulty processor must be that common input.

For input sets whose size is larger than two, this validity condition is not equivalent to requiring that every nonfaulty decision value be the input of some processor, as Exercise 5.7 asks you to show. As in the crash case, no requirements are placed on the decisions of faulty processors.

We first show a lower bound on the ratio between faulty and nonfaulty processors. We then present two algorithms for reaching consensus in the presence of Byzantine failures. The first is relatively simple but uses exponential-size messages. The round complexity of this algorithm is f+1 and matches the lower bound proved in Section 5.1.4. Recall that the f+1 round lower bound was shown assuming crash failures. The same lower bound also holds in any system that is worse-behaved, including one with Byzantine failures; a Byzantine-faulty processor can act like a crash-faulty processor. The second algorithm is more complicated and doubles the number of rounds; however, it uses constant-size messages.

#### 5.2.3 Lower Bound on the Ratio of Faulty Processors

In this section, we prove that if a third or more of the processors can be Byzantine, then consensus cannot be reached. We first show this result for the special case of a system with three processors, one of which might be Byzantine; the general result is derived by reduction to this special case.

**Theorem 5.7** In a system with three processors and one Byzantine processor, there is no algorithm that solves the consensus problem.

**Proof.** Assume, by way of contradiction, that there is an algorithm for reaching consensus in a system with three processors,  $p_0$ ,  $p_1$ , and  $p_2$ , connected by a complete communication graph. Let A be the local algorithm (state machine) for  $p_0$ , B the local algorithm for  $p_1$ , and C the local algorithm for  $p_2$ .

Consider a synchronous ring system with six processors in which  $p_0$  and  $p_3$  have A for their local algorithm,  $p_1$  and  $p_4$  have B for their local algorithm, and  $p_2$  and  $p_5$  have C for their local algorithm, as depicted in Figure 5.5(a). We cannot assume that such a system solves consensus, since the combination of A, B, and C only has to work correctly in a triangle. However, this system does have some particular, well-defined behavior, when each processor begins with an input value and there are no faulty processors.

The particular execution of the ring of interest is when the input values are 1 for  $p_0$ ,  $p_1$ , and  $p_2$  and 0 for  $p_3$ ,  $p_4$ , and  $p_5$  (see Fig. 5.5(a)). Call this execution  $\beta$ . This execution will be used to specify the behavior of faulty processors in some triangles.

Consider an execution  $\alpha_1$  of the algorithm in a triangle in which all processors start with input 1 and processor  $p_2$  is faulty (see Fig. 5.5(b)). Furthermore, assume that processor  $p_2$  is sending to  $p_0$  the messages sent in  $\beta$  by  $p_5$  (bottom left) to  $p_0$ 




Fig. 5.5 Proof of Theorem 5.7.

and to  $p_1$  the messages sent in  $\beta$  by  $p_2$  (upper right) to  $p_1$ . By the validity condition, both  $p_0$  and  $p_1$  must decide 1 in  $\alpha_1$ .

Now consider an execution  $\alpha_2$  of the algorithm in a triangle in which all processors start with input 0, and processor  $p_0$  is faulty (Fig. 5.5(c)). Furthermore, assume that processor  $p_0$  is sending to  $p_1$  the messages sent in  $\beta$  by  $p_3$  (top left) to  $p_4$  and to  $p_2$  the messages sent in  $\beta$  by  $p_0$  (bottom right) to  $p_5$ . By the validity condition, both  $p_1$  and  $p_2$  must decide 0 in  $\alpha_2$ .

Finally, consider an execution  $\alpha_3$  of the algorithm in a triangle where processor  $p_0$  starts with input 1, processor  $p_2$  starts with input 0, and processor  $p_1$  is faulty (Fig. 5.5(d)). Furthermore, assume that processor  $p_1$  is sending to  $p_2$  the messages sent in  $\beta$  by  $p_4$  (middle left) to  $p_5$  and to  $p_0$  the messages sent in  $\beta$  by  $p_1$  (middle right) to  $p_0$ .

We now argue that  $\alpha_1 \stackrel{p_0}{\sim} \alpha_3$ . Since the messages sent by faulty processor  $p_2$  are defined with reference to  $\beta$ , a simple induction on the round number verifies that  $p_0$  has the same view in  $\alpha_1$  as it does in  $\beta$  and that  $p_1$  has the same view in  $\alpha_1$  as it does in  $\beta$ . Similarly, induction on the round number verifies that  $p_0$  has the same view in  $\beta$  as it does in  $\alpha_3$  and  $p_5$  has the same view in  $\beta$  as  $p_2$  does in  $p_3$ . Thus  $p_0$  decides 1 in  $p_3$ .

But since  $\alpha_2 \stackrel{p_2}{\sim} \alpha_3$  (cf. Exercise 5.10),  $p_2$  decides 0 in  $\alpha_3$ , violating the agreement condition, a contradiction.

We prove the general case by reduction to the previous theorem.

**Theorem 5.8** In a system with n processors and f Byzantine processors, there is no algorithm that solves the consensus problem if  $n \leq 3f$ .

**Proof.** Assume, by way of contradiction, that there exists an algorithm that reaches consensus in a system with n processors, f of which might be Byzantine. Partition the processors into three sets,  $P_0$ ,  $P_1$ , and  $P_2$ , each containing at most n/3 processors. Consider now a system with three processors,  $p_0$ ,  $p_1$ , and  $p_2$ . We now describe a consensus algorithm for this system, which can tolerate one Byzantine failure.

In the algorithm,  $p_0$  simulates all the processors in  $P_0$ ,  $p_1$  simulates all the processors in  $P_1$ , and  $p_2$  simulates all the processors in  $P_2$ . We leave the details of the simulation to the reader. If one processor is faulty in the three-processor system, then since  $n/3 \le f$ , at most f processors are faulty in the simulated system with n processors. Therefore, the simulated algorithm must preserve the validity and agreement conditions in the simulated system, and hence also in the three-processor system.

Thus we have a consensus algorithm for a system with three processors that tolerates the failure of one processor. This contradicts Theorem 5.7.

## 5.2.4 An Exponential Algorithm


In this section, we describe an algorithm for reaching consensus in the presence of Byzantine failures. The algorithm takes exactly f+1 rounds, where f is the upper bound on the number of failures, and requires that  $n \geq 3f+1$ . Thus the algorithm meets two of the lower bounds for consensus in the presence of Byzantine failure, on the number of rounds and resilience. However, it uses messages of exponential size.

The algorithm contains two stages. In the first stage, information is gathered by communication among the processors. In the second stage, each processor locally computes its decision value using the information collected in the previous stage.

It is convenient to describe the information maintained by each processor during the algorithm as a tree in which each path from the root to a leaf contains f+2 nodes; thus the height of the tree is f+1. We label nodes with sequences of processors' names in the following manner. The root is labeled with the empty sequence. Let v be an internal node in the tree labeled with the sequence  $i_1, i_2, \ldots, i_r$ ; for every i between 0 and n-1 that is not in this sequence, v has one child labeled  $i_1, i_2, \ldots, i_r, i$ . (Fig. 5.6 contains an example for a system with v = 4 and v = 1; the shadings in the nodes at level 2 will be used in Fig. 5.7.) Note that no processor appears twice in the label of a node. A node labeled with the sequence v corresponds to processor v if v ends with v.

In the first stage of the algorithm, information is gathered and stored in the nodes of the tree. In the first round of the information gathering stage, each processor sends its initial value to all processors, including itself.<sup>3</sup> When a nonfaulty processor  $p_i$ 

<sup>&</sup>lt;sup>3</sup> Although processors do not actually have channels to themselves, they can "pretend" that they do.




**Fig. 5.6** The exponential information gathering tree; n = 4, f = 1.

receives a value x from processor  $p_j$ , it stores the received value at the node labeled j in its tree; a default value,  $v_{\perp}$ , is stored if x is not a legitimate value or if no value was received. In general, each processor broadcasts the rth level of its tree at the beginning of round r. When a processor receives a message from  $p_j$  with the value of the node labeled  $i_1, \ldots, i_r$ , it stores the value in the node labeled  $i_1, \ldots, i_r, j$  in its tree. Figure 5.7 shows how the information received from  $p_2$  in round 2, corresponding to the shaded nodes at level 2 in Figure 5.6, is stored at the nodes in level 3.


Intuitively,  $p_i$  stores in node  $i_1, \ldots, i_r, j$  the value that " $p_j$  says that  $p_{i_r}$  says that  $\ldots$  that  $p_{i_1}$  said." Given a specific execution, we refer to this value as  $tree_i(i_1, \ldots, i_r, j)$ , omitting the subscript i when no confusion will arise.

Information gathering as described above continues for f+1 rounds, until the entire tree has been filled in. At this point, the second stage of computing the decision value locally starts. Processor  $p_i$  computes the decision value by applying to each subtree a recursive data reduction function resolve. The value of the reduction function on  $p_i$ 's subtree rooted at a node labeled with  $\pi$  is denoted resolve<sub>i</sub>( $\pi$ ), omitting the subscript i when no confusion will arise. The decision value is resolve<sub>i</sub>(), that is, the result of applying the function to the root of the tree.

The function resolve is essentially a recursive majority vote and is defined for a node  $\pi$  as follows. If  $\pi$  is a leaf, then  $\operatorname{resolve}(\pi) = \operatorname{tree}(\pi)$ ; otherwise,  $\operatorname{resolve}(\pi)$  is the majority value of  $\operatorname{resolve}(\pi')$ , where  $\pi'$  ranges over all children of  $\pi$  ( $v_{\perp}$  if no majority exists).



**Fig. 5.7** How level 2 of  $p_2$  is stored at level 3 of another processor.



**Fig. 5.8** Illustration for the proof of Lemma 5.9.

In summary, processor  $p_i$  gathers information for f + 1 rounds, computes the reduced value using resolve<sub>i</sub> and decides on resolve<sub>i</sub>().

We now prove that the algorithm is correct. Fix an admissible execution of the algorithm. We first prove Lemma 5.9, which is useful in establishing the validity condition. It states that nonfaulty processor  $p_i$ 's resolved value for what another nonfaulty process  $p_j$  reports for node  $\pi'$  equals the value that  $p_j$  has stored in its tree in node  $\pi'$ .

A key aspect of the proof is that, if a node  $\pi$  in  $p_i$ 's tree corresponds to  $p_j$ , then the value stored in  $tree_i(\pi)$  was received by  $p_i$  in a message from  $p_j$ .

**Lemma 5.9** For every tree node label  $\pi$  of the form  $\pi'j$ , where  $p_j$  is nonfaulty, resolve<sub>i</sub> $(\pi) = tree_i(\pi')$ , for every nonfaulty processor  $p_i$ .

**Proof.** The proof is by induction on the height of the node  $\pi$  in the tree, starting from the leaves.

The basis of the induction is when  $\pi$  is a leaf. By definition,  $resolve_i(\pi)$  equals  $tree_i(\pi)$ . Note that  $tree_i(\pi)$  stores the value for  $\pi'$  that  $p_j$  sent to  $p_i$  in the last round. Since  $p_j$  is nonfaulty, this value is  $tree_j(\pi')$ .

For the inductive step, let  $\pi$  be an internal node. Note that  $\pi$  has depth at most f. Since the tree has f+2 levels, the root has degree n, and in every level of the tree the degree of nodes decreases by one, it follows that the degree of  $\pi$  is at least n-f. Since  $n\geq 3f+1$ , the degree of  $\pi$  is at least 2f+1. Thus the majority of the children of  $\pi$  correspond to nonfaulty processors.

Let  $\pi k$  be some child of  $\pi$  that corresponds to a nonfaulty processor  $p_k$  (see Fig. 5.8). By the inductive hypothesis,  $\operatorname{resolve}_i(\pi k)$  equals  $\operatorname{tree}_k(\pi)$ . Since  $p_j$  is nonfaulty,  $\operatorname{tree}_k(\pi)$  equals  $\operatorname{tree}_j(\pi')$ , that is,  $p_j$  correctly reports to  $p_k$  the value that  $p_j$  has stored for  $\pi'$ .

Thus  $p_i$  resolves each child of  $\pi$  corresponding to a nonfaulty processor to  $tree_j(\pi')$ , and thus  $resolve_i(\pi)$  equals the majority value,  $tree_j(\pi')$ .

We can now show the validity condition. Suppose all nonfaulty processors start with the same input value, v. The decision of each nonfaulty processor  $p_i$  is  $resolve_i()$ ,

which is the majority of the resolved values for all children of the root. For each child j of the root where  $p_j$  is nonfaulty, Lemma 5.9 implies that  $\operatorname{resolve}_i(j)$  equals  $\operatorname{tree}_j()$ , which is  $p_j$ 's input v. Since a majority of the children of the root correspond to nonfaulty processors,  $p_i$  decides v.

The next lemma is used to show the agreement condition. A node  $\pi$  is *common* in an execution if all nonfaulty processors compute the same reduced value for  $\pi$ , that is, resolve<sub>i</sub>( $\pi$ ) = resolve<sub>j</sub>( $\pi$ ), for every pair of nonfaulty processors  $p_i$  and  $p_j$ . A subtree has a *common frontier* if there is a common node on every path from the root of the subtree to its leaves.

**Lemma 5.10** Let  $\pi$  be a node. If there is a common frontier in the subtree rooted at  $\pi$ , then  $\pi$  is common.

**Proof.** The lemma is proved by induction on the height of  $\pi$ . The base case is when  $\pi$  is a leaf and it follows immediately.

For the inductive step, assume that  $\pi$  is the root of a subtree with height k+1 and that the lemma holds for every node with height k. Assume in contradiction that  $\pi$  is not common. Since by hypothesis the subtree rooted at  $\pi$  has a common frontier, every subtree rooted at a child of  $\pi$  must have a common frontier. Since the children of  $\pi$  have height k, the inductive hypothesis implies that they are all common. Therefore, all processors resolve the same value for all the children of  $\pi$  and the lemma follows since the resolved value for  $\pi$  is the majority of the resolved values of its children.

Note that the nodes on each path from a child of the root of the tree to a leaf correspond to different processors. Because the nodes on each such path correspond to f+1 different processors, at least one of them corresponds to a nonfaulty processor and hence is common, by Lemma 5.9. Therefore, the whole tree has a common frontier, which implies, by Lemma 5.10, that the root is common. The agreement condition now follows. Thus we have:

**Theorem 5.11** There exists an algorithm for n processors that solves the consensus problem in the presence of f Byzantine failures within f+1 rounds using exponential size messages, if n>3f.

In each round, every processor sends a message to every processor. Therefore, the total message complexity of the algorithm is  $n^2(f+1)$ . Unfortunately, in each round, every processor broadcasts a whole level of its tree (the one that was filled in most recently) and thus the longest message contains  $n(n-1)(n-2)\cdots(n-(f+1))=\Theta(n^{f+2})$  values.

# 5.2.5 A Polynomial Algorithm

The following simple algorithm uses messages of constant size, takes 2(f+1) rounds, and assumes that n > 4f. It shows that it is possible to solve the consensus problem

Algorithm 16 A polynomial consensus algorithm in the presence of Byzantine failures: code for  $p_i$ ,  $0 \le i \le n-1$ .

```
// initial preference for self is for own input
Initially pref[i] = x
and pref[j] = v_{\perp}, for any j \neq i
                                                                           // default for others
     round 2k - 1, 1 \le k \le f + 1:
                                                                      // first round of phase k
1:
2:
          send \langle pref[i] \rangle to all processors
         receive \langle v_j \rangle from p_j and assign to pref[j], for all 0 \leq j \leq n-1, j \neq i
3:
4:
          let maj be the majority value of pref[0], \ldots, pref[n-1] (v_{\perp} if none)
5:
          let mult be the multiplicity of maj
6:
     round 2k, 1 \le k \le f + 1:
                                                                   // second round of phase k
7:
         if i = k then send \langle maj \rangle to all processors
                                                                           // king of this phase
         receive \langle king-maj \rangle from p_k (v_{\perp} if none)
8:
         if mult > \frac{n}{2} + f
9:
10:
            then pref[i] := maj
            else pref[i] := king-maj
11:
12:
         if k = f + 1 then y := pref[i]
                                                                                       // decide
```

with constant-size messages, although with an increase in the number of rounds and a decrease in the resilience.

The algorithm contains f+1 phases, each taking two rounds. Each processor has a preferred decision (in short, preference) for each phase, initially its input value. At the first round of each phase, all processors send their preferences to each other. Let  $v_i^k$  be the majority value in the set of values received by processor  $p_i$  at the end of the first round of phase k. If there is no majority, then a default value,  $v_{\perp}$ , is used. In the second round of the phase, processor  $p_k$ , called the king of the phase, sends its majority value  $v_k^k$  to all processors. If  $p_i$  receives more than n/2+f copies of  $v_i^k$  (in the first round of the phase) then it sets its preference for the next phase to be  $v_i^k$ ; otherwise, it sets its preference to be the phase king's preference,  $v_k^k$ , received in the second round of the phase. After f+1 phases, the processor decides on its preference.

Each processor maintains a local array pref with n entries. The pseudocode appears in Algorithm 16.

The following lemmas are with respect to an arbitrary admissible execution of the algorithm. The first property to note is *persistence of agreement*:

**Lemma 5.12** If all nonfaulty processors prefer v at the beginning of phase k, then they all prefer v at the end of phase k, for all k,  $1 \le k \le f + 1$ .

**Proof.** Since all nonfaulty processors prefer v at the beginning of phase k, each processor receives at least n-f copies of v (including its own) in the first round of phase k. Since n>4f, n-f>n/2+f, which implies that all nonfaulty processors will prefer v at the end of phase k.

This immediately implies the validity property: If all nonfaulty processors start with the same input v, they continue to prefer v throughout the phases (because the preference at the end of one phase is the preference at the beginning of the next); finally, they decide on v at the end of phase f+1.

Agreement is achieved by the king breaking ties. Because each phase has a different king and there are f+1 phases, then at least one phase has a nonfaulty king.

**Lemma 5.13** Let g be a phase whose king  $p_g$  is nonfaulty. Then all nonfaulty processors finish phase g with the same preference.

**Proof.** Suppose that all nonfaulty processors use the majority value received from the king for their preference (Line 11). Since the king is nonfaulty, it sends the same message and thus all the nonfaulty preferences are the same.

Suppose that some nonfaulty processor, say  $p_i$ , uses its own majority value, say v, for its preference (Line 10). Thus  $p_i$  receives more than n/2 + f messages for v in the first round of phase g. Consequently every processor, including the king  $p_g$ , receives more than n/2 messages for v in the first round of phase g and sets its majority value to be v. Thus, no matter whether it executes Line 10 or Line 11 to set its preference, every nonfaulty processor has v for its preference.

Therefore, at phase g+1 all processors have the same preference, and the persistence of agreement (Lemma 5.12) implies that they will decide on the same value at the end of the algorithm. This implies that the algorithm has the agreement property and solves the consensus problem.

Clearly, the algorithm requires 2(f + 1) rounds and messages contain one bit. Thus we have:

**Theorem 5.14** There exists an algorithm for n processors that solves the consensus problem in the presence of f Byzantine failures within 2(f+1) rounds using constant size messages, if n > 4f.

#### 5.3 IMPOSSIBILITY IN ASYNCHRONOUS SYSTEMS

We have seen that the consensus problem can be solved in synchronous systems in the presence of failures, both benign (crash) and severe (Byzantine). We now turn to asynchronous systems. We assume that the communication system is completely reliable and the only possible failures are caused by unreliable processors. We show that if the system is completely asynchronous, then there is no consensus algorithm even in the presence of a single processor failure. The result holds even if processors fail only by crashing. The asynchronous nature of the system is crucial for this impossibility proof.

This impossibility result holds both for shared memory systems, if only read/write registers are used, and for message-passing systems. We first present the proof for shared memory systems in the simpler case of an (n-1)-resilient algorithm (also called a *wait-free* algorithm), where all but one of the n processors might fail. Then

we use a simulation to deduce the same impossibility result for the harder case of shared memory systems with n processors only one of which might crash. Another simulation, of shared memory in message-passing systems, allows us to obtain the impossibility result for message-passing systems as well.

The only change to the formal model needed is to allow the possibility of processors crashing, in both shared memory and message-passing asynchronous systems. This is done for shared memory simply by changing the definition of admissible executions to require that all but f of the processors must take an infinite number of steps, where f is the resiliency of the system (number of failures to be tolerated). In addition, for message passing, the definition of admissible execution requires that all messages sent must be eventually delivered, except for messages sent by a faulty processor in its last step, which may or may not be delivered.

The precise problem statement is the same as for the synchronous model in Section 5.1.2; we emphasize that  $x_i$  and  $y_i$  are private state components of processor  $p_i$ , not shared variables. We concentrate on the case of trying to decide when the input set is simply  $\{0, 1\}$ .

# 5.3.1 Shared Memory—The Wait-Free Case

We first consider the relatively simple situation of n > 1 processors all but one of which might crash. That is, we show that there is no wait-free algorithm for consensus in the asynchronous case. We assume that the shared registers are single-writer but multi-reader. (Chapter 10 shows that multi-writer registers can be simulated with single-writer registers, and thus this impossibility result also holds for multi-writer registers.)

The proof proceeds by contradiction. We assume there is a wait-free algorithm and then create an admissible execution in which no processor decides. This proof relies on the notion of bivalence, which was first introduced in Section 5.1.4 for a specific class of executions (failure-sparse ones) in the synchronous model. We adapt the definition to the asynchronous model and generalize it for all admissible executions, as follows.

Throughout this section, we consider only configurations that are reachable from an initial configuration by a prefix of an admissible execution. The valence of configuration C is the set of all values that are decided upon, by any processor, in some configuration reachable from C. Here, the term "reachable" is with respect to any execution, and not just failure-sparse executions as it was in Section 5.1.4. In an asynchronous system, a faulty processor cannot be distinguished from a nonfaulty processor in a finite execution, and therefore, the definition of valence refers to the decision of any processor, not just the nonfaulty processors. Bivalence, univalence, 1-valence, and 0-valence are defined analogously to the definitions in Section 5.1.4, but again with regard to any execution, not just failure-sparse ones, and any processor, not just nonfaulty ones.

The proof constructs an infinite execution in which every configuration is bivalent and thus no processor can decide.

In this section, we are concerned with the similarity of *configurations* in a shared memory model, as opposed to the message-passing synchronous lower bound in Section 5.1.4, where we worked with similar *executions*. Here we review Definition 4.1, originally used to study mutual exclusion algorithms: Two configurations  $C_1$  and  $C_2$  are *similar* to processor  $p_i$ , denoted  $C_1 \stackrel{p_i}{\sim} C_2$ , if the values of all the shared variables and the state of  $p_i$  are the same in  $C_1$  and  $C_2$ . Lemma 5.15 shows that if two univalent configurations are similar for a single processor, then they cannot have different valences.

**Lemma 5.15** Let  $C_1$  and  $C_2$  be two univalent configurations. If  $C_1 \stackrel{p_i}{\sim} C_2$ , for some processor  $p_i$ , then  $C_1$  is v-valent if and only if  $C_2$  is v-valent, for v = 0, 1.

**Proof.** Suppose  $C_1$  is v-valent. Consider an infinite execution from  $C_1$  in which only  $p_i$  takes steps. Since the algorithm is supposed to be wait-free, this execution is admissible and eventually  $p_i$  must decide. Since  $C_1$  is v-valent,  $p_i$  must eventually decide v. Apply the same schedule to  $C_2$ . Since  $C_1 \stackrel{p_i}{\sim} C_2$  and only  $p_i$  takes steps, it follows that  $p_i$  decides v also in the execution from  $C_2$ . Thus  $C_2$  is also v-valent.  $\square$ 

Lemma 5.16 states that some initial configuration is bivalent. Exercise 5.15 asks you to prove this fact, which is just a simpler version of Lemma 5.4.

#### **Lemma 5.16** There exists a bivalent initial configuration.

Note that given a configuration C, there are n possible configurations that can immediately follow C: one for every possible processor to take the next step. If C is bivalent and the configuration resulting by letting  $p_i$  take a step from C is univalent, then  $p_i$  is said to be *critical* in C. We next prove that not all the processors can be critical in a bivalent configuration:

**Lemma 5.17** If C is a bivalent configuration, then at least one processor is not critical in C.

**Proof.** Assume, by way of contradiction, that all processors are critical in C. Since C is bivalent, it follows that there exist two processors,  $p_i$  and  $p_j$ , such that i(C) is 0-valent and j(C) is 1-valent. The rest of the proof depends on the type of accesses performed by the processors in these steps.

If  $p_i$  and  $p_j$  access different registers or if both read the same register, then i(j(C)) is the same as j(i(C)), which implies that i(C) and j(C) cannot have different valences.

Since registers are single-writer, the only remaining case is when one processor writes to a shared register and the other processor reads from the same register. Without loss of generality, assume that  $p_i$  writes to R and  $p_j$  reads from R. Consider the configurations i(C) and i(j(C)), that is, the configurations resulting when  $p_i$  takes a step from C and when  $p_j$  and then  $p_i$  take a step from C (see Fig. 5.9). Note that i(j(C)) is 1-valent and i(C) is 0-valent. However,  $i(j(C)) \stackrel{p_i}{\sim} i(C)$ , which contradicts Lemma 5.15.




Fig. 5.9 Illustration for the proof of Lemma 5.17.

We now inductively create an admissible execution  $C_0i_1C_1i_2...$  in which the configurations remain bivalent forever. Let  $C_0$  be the initial bivalent configuration provided by Lemma 5.16. Suppose the execution has been created up to bivalent configuration  $C_k$ . By Lemma 5.17, some processor is not critical in  $C_k$ ; denote this processor by  $p_{i_k}$ . Then  $p_{i_k}$  can take a step without resulting in a univalent configuration. We apply the event  $i_k$  to obtain  $C_{k+1}$ , which is bivalent, and repeat the process again.

The execution constructed in this manner is admissible for the wait-free case, because at least one processor takes an infinite number of steps. It is possible that after some point, all the  $p_{i_k}$ 's are the same, meaning that n-1 processors have failed. The strong assumption of wait freedom made our life easier in constructing this counterexample execution (cf. the complications in modifying this proof for the 1-resilient case in Exercise 5.18).

To summarize, we have constructed an admissible execution in which all the configurations are bivalent. Therefore, no processor ever decides, contradicting the termination property of the algorithm and implying:

**Theorem 5.18** There is no wait-free algorithm for solving the consensus problem in an asynchronous shared memory system with n processors.

# 5.3.2 Shared Memory—The General Case

The impossibility proof of Section 5.3.1 assumed that the consensus algorithm is waitfree, that is, each processor must be able to decide even when all other processors fail. However, a stronger claim holds: There is no consensus algorithm even if only one processor may fail. This section proves this impossibility result. There exists a direct proof of this claim (see the chapter notes and Exercise 5.18); here we prove the more general result by reduction to the impossibility result of Section 5.3.1. Specifically, we assume, by way of contradiction, that there is a consensus algorithm for a system of n > 2 processors that tolerates the failure of one processor and show that there is a wait-free consensus algorithm for a system of two processors, that is, an algorithm that tolerates the failure of one processor is wait-free, and vice versa.) As

we just proved that there can be no wait-free algorithm for any value of n, including n = 2, the assumed 1-resilient algorithm cannot exist.

**5.3.2.1** Overview of Simulation The reduction works by having two processors simulate the code of the local algorithms (state machines) of the n processors. To explain the idea in more detail, let us denote the n simulated processors by  $q_0, \ldots, q_{n-1}$  and, as usual, denote the two simulating processors by  $p_0$  and  $p_1$ .

A simple approach to the simulation would be to let  $p_0$  simulate half of the processors and let  $p_1$  simulate the other half of the processors. Under this approach, however, a failure of a *single* simulating processor may lead to the failure of a *majority* of the simulated processors. Thus we would only be able to derive the impossibility of solving consensus when a majority of the processors may fail, and not when just a single processor may fail.

Instead, each of  $p_0$  and  $p_1$  goes through the codes of  $q_0, \ldots, q_{n-1}$ , in round-robin order, and tries to simulate their computation, one step at a time. Each simulating processor uses its input as the input for each simulated code. Once a decision is made by some simulated code, this decision is taken as the output by the simulating processor, which then stops the simulation.

It is possible that both  $p_0$  and  $p_1$  may try to simulate the same step, say, the kth, of the same simulated processor,  $q_j$ . To guarantee the consistency of the simulation, we require that  $p_0$  and  $p_1$  agree on each step of each simulated processor. Roughly and glossing over some details, this is done as follows: When a simulating processor simulates the kth step of  $q_j$ , it writes its suggestion for this step, then it checks to see whether the other processor has written a suggestion for the kth step of  $q_j$ . If the other processor has not yet written a suggestion, the first processor declares itself as the winner (by setting a flag to be 1), and its suggestion is used henceforth as the kth step for the simulated processor  $q_j$ . Otherwise, if the other processor has already written a suggestion, the first processor sets its flag to be 0. If both processors set their flags to 0, processors subsequently break the tie by using the suggestion of  $p_0$  as the kth simulated step. (This is very similar to the asymmetric code for two-processor mutual exclusion, Algorithm 11.)

There are situations when it is not clear which processor wins, for example, if the flag of  $p_0$  is 0 and the flag of  $p_1$  is not yet set for the last simulated step of some processor  $q_j$ . In this case, we cannot know the result of this step until  $p_1$  sets its flag. Thus the simulation of the code of  $q_j$  might be blocked if  $p_1$  fails before writing its flag. Superficially, this seems to imply that the simulation algorithm is not wait-free. Yet, note that the reason we are blocked is that some simulating processor (in the above example,  $p_1$ ) is in the middle of simulating a step of  $q_j$ . Clearly, this means it is not in the middle of simulating any step of any other simulated processor  $q_j$ . As we shall show below, this means that the other processor (in the above example,  $p_0$ ) can continue to simulate the other processors' codes on its own until it is able to decide. Thus the simulation of at most one processor can be stuck.

We now discuss the main details that were glossed over in the above description, namely, what a step is and what the suggestions made by simulating processors are. We make the following assumptions about the algorithm being simulated:

- 1. Each processor  $q_j$  can write to a single shared register, whose initial value is arbitrary
- 2. The code of each processor  $q_j$  consists of strictly alternating read steps and write steps, beginning with a read step
- 3. Each write step of each processor  $q_j$  writes  $q_j$ 's current state into  $q_j$ 's shared register

There is no loss of generality in making these assumptions, because any algorithm in which processors communicate by reading and writing single-writer multi-reader registers can be expressed in this form. (See Exercise 5.23.)

Thus  $q_j$ 's computation is a sequence of pairs of read steps and write steps. Each pair can be viewed as a kind of "super-step" in which  $q_j$  reads the state of some other processor  $q_{j'}$ , changes its local state, based on its previous state and the value read, and writes its new state. Of course, the read and write are not done atomically—other steps of other processors can be interposed between them. The suggestions made by the simulating processors can be different and must be reconciled in the simulation. The state of the simulated processor can be read only after the suggestions are reconciled. Thus the suggestions are for the states of simulated processors (which equal the values of shared registers) at the end of the pairs, that is, after the write steps.

- **5.3.2.2 The Simulation** The algorithm employs the following shared data structures. For each simulating processor  $p_i$ , i=0,1, for each simulated processor  $q_j$ ,  $j=0,\ldots,n-1$ , and for each integer  $k\geq 0$ , there are two registers, both written by  $p_i$  and read by  $p_{1-i}$ :
- **Suggest**[j, k, i]: The state of simulated processor  $q_j$  at the end of the kth pair, as suggested by simulating processor  $p_i$ . The initial value is  $\perp$ .
- **Flag**[j, k, i]: The competition flag of simulating processor  $p_i$ , for the kth pair of simulated processor  $q_j$ . The initial value is  $\perp$ .

In addition, each simulating processor maintains some local variables for book-keeping during the simulation. The main local variable is an array *lastpair*, where lastpair[j] is the number of pairs of steps by  $q_j$  that it has simulated. The meanings of the other local variables should be obvious from their usage in the code.

The pseudocode for the simulation appears in Algorithm 17. The function transition, given a simulated processor, the current state, and the value read, produces the next state of the simulated processor, according to its code.

**5.3.2.3** Correctness Proof All the lemmas are with respect to an arbitrary admissible execution of the simulation algorithm. We start with some basic properties of the synchronization structure of the algorithm. The following simple lemma holds because, for each pair, a simulating processor first sets its own suggestion and then

# **Algorithm 17** Simulating n processors and one failure: code for $p_i$ , i = 0, 1.

```
Initially lastpair[j] = 0, 0 < j < n-1
1:
    j := 0
                                                                         // start with q_0
2:
    while true do
        if computed(j, lastpair[j]) then
3:
                                                   // previous pair for q_i is computed
4:
             k, lastpair[j] := lastpair[j] + 1
5:
             if Flag[j, k, 1-i] \neq 1 then
                                                        // other processor has not won
6:
                 s := \text{get-state}(j, k - 1)
7:
                if s is a decision state of q_i then
8:
                     decide same and terminate
9:
                 r := simulated processor whose variable is
                     to be read next according to s
10:
                 v := \mathsf{get}\text{-}\mathsf{read}(r)
11:
                 Suggest[j, k, i] := transition(j, s, v)
                                                                     // new state for q_i
                 if Suggest[j, k, 1-i] = \bot then
12:
                                                                          // p_i has won
13:
                     Flag[j, k, i] := 1
                 else Flag[j, k, i] := 0
14:
15:
        j := (j+1) \bmod n
                                                     // go to next simulated processor
16: function computed(j, k)
                                                 // has kth pair of q_i been computed?
17:
        if k = 0 then return true
18:
        if Flag[j, k, 0] = 1 or Flag[j, k, 1] = 1 then return true
19:
        if Flag[j, k, 0] = 0 and Flag[j, k, 1] = 0 then return true // need not reread
20:
        return false
                                                     // return state of q_i after \ellth pair
21: function get-state(j, \ell)
        if \ell = 0 then return initial state of q_i with input equal to p_i's input
22:
23:
                                           // who won competition on \ellth pair of q_i?
        w := \mathsf{winner}(j, \ell)
24:
        return Suggest[j, \ell, w]
25: function get-read(r)
                                                // return current value of q_r's variable
26:
        m := 1
27:
        while computed(r, m) do m := m + 1
                           // m-1 is largest numbered pair that is computed for q_r
28:
        if m-1=0 then return initial value of q_r's variable
29:
        return get-state(r, m-1)
30: function winner(j, k)
                                           // who won competition on kth pair of q_i?
        if Flag[j, k, 1] = 1 then return 1 else return 0
31:
```

checks the other processor's suggestion. Therefore, at least one of them sees the other processor's suggestion and sets its flag to be 0.

**Lemma 5.19** For every simulated processor  $q_j$  and every  $k \geq 1$ , at most one of Flag[j, k, 0] and Flag[j, k, 1] equals 1 in every configuration.

This implies that if one processor's flag is set to 1, then the other processor's flag will be set to 0, if it is set at all. Note, however, that it is possible that both processors will set their flags to 0, if they write their suggestions "together" and then read each other's. We say that k is a computed pair of  $q_j$  either if Flag[j, k, 0] and Flag[j, k, 1] are both set or one of them is not set and the other one equals 1. We define the winner of the kth computed pair of  $q_j$  to be the simulating processor  $p_i$ , i = 0, 1, that sets Flag[j,k,i] to 1, if there is such a processor, and to be  $p_0$  otherwise. By Lemma 5.19, the winner is well-defined. Note that the function winner is only called for computed pairs and it returns the id of the winner, according to this definition. Furthermore, the procedures get-state and get-read return the winner's suggestion.

There is a slight asymmetry between get-state and get-read for pair 0: get-state returns the initial state of the processor, which includes the input value, whereas get-read returns the initial value of the register, which does not include the input value.

Each processor  $p_i$  executes Lines 4 through 14 of the main code with particular values of j and k at most once; we will refer to the execution of these lines as  $p_i$ 's simulation of  $q_j$ 's kth pair.

Lemma 5.20 states that if one processor simulates a pair on its own (in the sense made precise by the lemma), then its flag will be set to 1. As a result, its suggestion for this pair will be taken subsequently.

**Lemma 5.20** For every simulated processor  $q_j$ , and every  $k \ge 1$ , if simulating processor  $p_i$  executes Line 12 of its simulation of  $q_j$ 's kth pair before  $p_{1-i}$  executes Line 11 of its simulation of  $q_j$ 's kth pair, then  $p_i$  sets Flag[j, k, i] to 1.

Thus, if one processor simulates on its own, it is able to decide on the simulated pair without waiting for the other simulating processor. We can already argue progress:

**Lemma 5.21** Suppose simulating processor  $p_i$  never fails or decides. Then the values of its lastpair[j] variable grow without bound, for all j,  $0 \le j \le n-1$ , except possibly one.

**Proof.** Suppose there exists a simulated processor  $q_{j_0}$  such that simulating processor  $p_i$ 's  $lastpair[j_0]$  variable does not grow without bound. Since the variable never decreases, it reaches some value  $k_0$  and never changes. Since  $p_i$  is stuck on pair  $k_0$  for  $q_{j_0}$ ,  $p_i$  writes 0 to  $Flag[j_0, k_0, i]$  and never finds  $Flag[j_0, k_0, 1-i]$  set. This behavior is caused by the other simulating processor,  $p_{1-i}$ , crashing after writing  $Suggest[j_0, k_0, 1-i]$  in Line 11 and before writing  $Flag[j_0, k_0, 1-i]$  in Line 13 or 14.

Suppose, in contradiction, that  $p_i$  also fails to make progress on  $q_{j_1}$  for some  $j_1 \neq j_0$ . Let  $k_1$  be the highest value reached by  $p_i$ 's  $lastpair[j_1]$  variable. It is not hard to see that  $k_1$  is at least 1.

By the assumption that  $p_i$  is stuck on the  $k_1$ -th pair for  $q_{j_1}$ , computed $(j_1,k_1)$  is never true. Thus neither  $Flag[j_1,k_1,i]$  nor  $Flag[j_1,k_1,1-i]$  is ever set to 1. As a result,  $p_i$  executes Lines 6 through 14 of its simulation of  $q_{j_1}$ 's  $k_1$ -th pair. By Lemma 5.20, it must be that  $p_i$  executes Line 12 of its simulation of  $q_{j_1}$ 's  $k_1$ -th pair after  $p_{1-i}$  executes Line 11 of its simulation of  $q_{j_1}$ 's  $k_1$ -th pair, or else  $p_i$  would set its flag to 1. Thus  $p_i$  finds the other processor's suggestion already set and sets its flag to 0. Since computed $(j_1,k_1)$  is never true, it must be that  $p_{1-i}$  never sets its flag, that is, it fails after Line 11 but before Line 13 or 14 of its simulation of  $q_{j_0}$ , not  $q_{j_1}$ . But this contradicts the fact that  $p_{1-i}$  fails during the simulation of  $q_{j_0}$ , not  $q_{j_1}$ .

The above lemma guarantees that if one simulating processor does not halt, then it makes progress through the simulated codes of at least n-1 processors. Yet this does not necessarily mean that the processor will eventually decide correctly, or even decide at all. This will follow only if we show that the codes are simulated correctly. To prove this, we explicitly construct, for each admissible execution  $\alpha$  of the simulation, a corresponding admissible execution  $\beta$  of  $q_0,\ldots,q_{n-1}$ , in which the same state transitions are made and at most one (simulated) processor fails. Because the algorithm of  $q_0,\ldots,q_{n-1}$  is assumed to solve the consensus problem in the presence of one fault, it follows that the nonfaulty simulated processors eventually decide correctly in  $\beta$  and, therefore, the nonfaulty simulating processors eventually decide correctly in  $\alpha$ .


For every simulated processor  $q_j$ , and every  $k \le 1$ , we first identify two points in  $\alpha$ : one for the read done in the kth pair from the register of some other processor and another for the write to  $q_j$ 's register in the kth pair. Note that because the simulated algorithm is for the read/write model, these points can be separate. The read point is when the winner of the kth pair of  $q_j$  returns from the last call to computed in Line 27 of get-read. This is the call that returns false, based on the values of the two flags that are read. The write point is when the winner of the kth pair of  $q_j$  sets its flag to 1, or, if neither flag is ever set to 1, when the second simulating processor writes 0 to its flag.

Strictly speaking, the read point specified above is not well-defined, because the execution of computed does two reads and thus does not correspond to a single event in  $\alpha$ . Note, however, that one of these flags is the winner's own flag and, therefore, this read need not be from the shared memory, but can instead be done from a copy in the local memory. Therefore, the execution of computed translates into a single shared memory operation, and the read point is well-defined.<sup>4</sup>


The next lemma shows that the values returned by get-read in  $\alpha$  are consistent with the read and write points defined.

**Lemma 5.22** Let v be the value suggested by the winner of  $q_j$ 's kth pair, that is, v is the value written to Suggest[j, k, i], where i = winner(j, k). Then, in  $\alpha$ , any read

<sup>&</sup>lt;sup>4</sup>Another solution is to use atomic snapshots, which will be defined in Chapter 10.



**Fig. 5.10** Illustration for the proof of Lemma 5.22,  $\ell \leq k$ .



**Fig. 5.11** Illustration for the proof of Lemma 5.22,  $\ell > k + 1$ .

from the register of  $q_j$  whose read point is between the kth write point of  $q_j$  and the (k+1)st write point of  $q_j$  (if it exists) returns v.

**Proof.** Consider some pair, say the k'-th, of  $q_{j'}$  that reads from the register of  $q_j$ , such that its read point is between the kth write point of  $q_j$  and the next write point of  $q_j$ . Without loss of generality, assume  $p_0$  is the winner for this pair of  $q_{j'}$  and let  $\ell$  be the value of m when  $p_0$  finishes Line 27 of procedure get-read. We argue that  $\ell = k+1$ , which proves the lemma.

If  $\ell \leq k$  then, since the write point of the kth pair of  $q_j$  is before the read point of the k'th pair of  $q_{j'}$ , the write point of the  $\ell$ th pair of  $q_j$  is also before the read point of the k'th pair of  $q_{j'}$  (see Fig. 5.10). Therefore, either the winner of the  $\ell$ th pair of  $q_j$  has set its flag to 1 or both simulating processors wrote 0 to their flags, before the read point of the k'th pair of  $q_{j'}$ . Thus when  $p_0$  checks computed $(j, \ell)$  in the while loop of get-read, it continues the loop beyond  $\ell$ , a contradiction.

On the other hand, if  $\ell > k+1$ , then the write point for the  $(\ell-1)$ th pair of  $q_j$  is after the read point of the k'th pair of  $q_{j'}$  (see Fig. 5.11). Therefore, at the read point of the k'th pair of  $q_{j'}$ , the winner of the  $\ell$ th pair of  $q_j$  has not written 1 to its flag, and one of the processors has not written at all to its flag. Therefore, in Line 27 of get-read,  $p_0$  finds computed(j, k+1) false and exits the while loop at k+1, which is less than  $\ell$ , a contradiction.

We now construct an execution  $\beta$  of  $q_0, \ldots, q_{n-1}$  based on execution  $\alpha$ ; we will show a precise correspondence between the two executions that will allow us to deduce the desired impossibility.

Consider the sequence of read and write points, for all simulated processors, in  $\alpha$ . (The occurrence of the points forms a sequence because each point is an atomic occurrence in  $\alpha$ .) Let  $\sigma$  be the sequence of simulated processor indices corresponding to the read and write points. Define an initial configuration  $C_0$ , in which the input

value of each  $q_i$  is the input value of the simulating processor that is the winner for the first pair of  $q_i$ . If there is no winner for the first pair of  $q_i$ , then use  $p_0$ 's input as the input value of  $q_i$  in  $C_0$ . Let  $\beta$  be the execution of  $q_0, \ldots, q_{n-1}$  obtained by starting with  $C_0$  and applying computation events in the order specified by  $\sigma$ . In other words, we let the simulated processors take steps in the order of their read and write points in  $\alpha$ .

Lemma 5.23 shows that the values suggested by the winners for the pairs in  $\alpha$  are consistent with the states and register values in  $\beta$ .

**Lemma 5.23** Let  $q_j$  be any processor and k be such that  $q_j$  executes at least k > 0 pairs in  $\beta$ . Then in  $\alpha$ ,

- (a) eventually computed (j, k) is true, and, after that point,
- (b) the value of Suggest[j, k, w], where w is Winner(j, k), is equal to the value of  $q_j$ 's state (and shared register) after its kth pair in  $\beta$ .

**Proof.** (a) By the construction of  $\beta$  from  $\alpha$ , if  $q_j$  executes at least k pairs in  $\beta$ , it must be that computed(j, k) is set to true.

(b) We will prove this by induction on the prefixes of  $\alpha$ .

For the basis, we consider the initial configuration of  $\alpha$ . Since every processor has completed 0 pairs at this point, the lemma is vacuously true.

Suppose the lemma is true for prefix  $\alpha'$  of  $\alpha$ . Let  $\pi$  be the next event in  $\alpha$  following  $\alpha'$ . If  $\pi$  does not cause any additional pair to be computed, then the lemma remains true

Suppose  $\pi$  causes computed(j, k) to become true. Let i be winner(j, k).

First, we show that  $p_i$ 's execution of get-state (j, k-1) returns the correct value. If k=1 (this is the first pair by  $q_j$ ), then get-state (j, k-1) returns the initial state of  $q_j$ , with input equal to  $p_i$ 's input. If k>1, then get-state (j, k-1) returns Suggest[j, k-1, w], where w is winner (j, k-1). By the inductive hypothesis, Suggest[j, k-1, w] equals the value of  $q_j$ 's state (and shared register) after its (k-1)-st pair in  $\beta$ . Let s be the value returned by get-state (j, k-1).

Suppose the read step of  $q_j$ 's kth pair involves reading the register of  $q_r$  and at the time of this read,  $q_r$  has performed h pairs (and thus h writes).

We now show that  $p_i$ 's execution of get-read(r) returns the correct value. If h=0, then get-read(r) returns the initial value of  $q_r$ 's variable. If h>0, then get-read(r) returns Suggest[r,h,w'], where w' is winner(r,h). By the inductive hypothesis, Suggest[r,h,w'], equals the value of  $q_r$ 's state (and shared register) after its hth pair in  $\beta$ . By construction of  $\beta$ , the read point of this execution of get-read is between the hth and (h+1)st write points of  $q_r$ . By Lemma 5.22, the value read is correct. Let v be the value returned by get-read(r).

Thus the winning suggestion for  $q_j$ 's kth pair is transition(j, s, v), which is the value of  $q_j$ 's state after its kth pair in  $\beta$ .

Exercise 5.24 asks you to put together the pieces shown by Lemma 5.21 and Lemma 5.23 in order to prove that Algorithm 17 correctly simulates an n-processor consensus algorithm with two processors. Consequently, if there is a 1-resilient consensus algorithm for n processors, then there is a 1-resilient consensus algorithm

for two processors. But a 1-resilient consensus algorithm for two processors is wait-free, and Theorem 5.18 states that no such algorithm can exist. Thus we have proved:

**Theorem 5.24** There is no consensus algorithm for a read/write asynchronous shared memory system that can tolerate even a single crash failure.

# 5.3.3 Message Passing

Finally, we extend the result of Section 5.3.2 to message-passing systems. Again, this is done by simulation; that is, we show how to simulate a message-passing algorithm by a shared memory algorithm. Therefore, if there is a message-passing algorithm for consensus there would be a shared memory algorithm for consensus, which is impossible (Theorem 5.24).

The simulation is simple: For each ordered pair of processors we have a separate single-writer single-reader register. The "sender" writes every new message it wishes to send in this register by appending the new message to the prior contents, and the "receiver" polls this register at every step to see whether the sender has sent anything new. This can be very easily done, if we assume that registers can hold an infinite number of values.

Because the receiver needs to check whether a message was sent by a number of senders, it has to poll a number of registers (one for each sender). However, in each computation step, the receiver can read only one register. Therefore, the reader should read the registers in a round-robin manner, checking each register only once every number of steps. This scheme introduces some delay, because a message is not necessarily read by the reader immediately after it is written by the sender. However, this delay causes no problems, because the message-passing algorithm is asynchronous and can withstand arbitrary message delays. As a result:

**Theorem 5.25** There is no algorithm for solving the consensus problem in an asynchronous message-passing system with n processors, one of which may fail by crashing.

#### Exercises

- **5.1** Show that for two-element input sets, the validity condition given in Section 5.1.2 is equivalent to requiring that every nonfaulty decision be the input of some processor.
- **5.2** Consider a synchronous system in which processors fail by *clean* crashes, that is, in a round, a processor either sends all its messages or none. Design an algorithm that solves the consensus problem in one round.
- **5.3** (a) Modify Algorithm 15 to achieve consensus within f rounds, in the case f = n 1.

**Algorithm 18** k-set consensus algorithm in the presence of crash failures: code for processor  $p_i$ ,  $0 \le i \le n-1$ .

```
Initially V = \{x\}

1: round r, 1 \le r \le \frac{f}{k} + 1: // assume that k divides f

2: send V to all processors

3: receive S_j from p_j, 0 \le j \le n-1, j \ne i

4: V := V \cup \bigcup_{j=0}^{n-1} S_j

5: if r = f/k + 1 then y := \min(V) // decide
```

- (b) Show that f is a lower bound on the number of rounds required in this case.
- **5.4** Design a consensus algorithm for crash failures with the following *early stopping* property: If f' processors fail in an execution, then the algorithm terminates within O(f') rounds.

Hint: Processors need not decide in the same round.

**5.5** Define the k-set consensus problem as follows. Each processor starts with some arbitrary integer value  $x_i$  and should output an integer value  $y_i$  such that:

Validity: 
$$y_i \in \{x_0, \ldots, x_{n-1}\}$$
, and

k-Agreement: the number of different output values is at most k.

Show that Algorithm 18 solves the k-set consensus problem in the presence of f crash failures, for any f < n. The algorithm is similar to Algorithm 15 (for consensus in the presence of crash failures) and is based on collecting information.

What is the message complexity of the algorithm?

- 5.6 Present a synchronous algorithm for solving the k-set consensus problem in the presence of f = n 1 crash failures using an algorithm for consensus as a black box. Using Algorithm 15 as the black box, the round complexity of the algorithm should be  $(\frac{n}{k} + 1)$ , and its message complexity should be  $O(\frac{n^2}{k}|V|)$ , where |V| is the number of possible input values. For simplicity assume that k divides n.
- 5.7 Show that, if the input set has more than two elements, the validity condition given in Section 5.2.2 is not equivalent to requiring that every nonfaulty decision be the input of some processor. In particular, design an algorithm that satisfies the validity condition of Section 5.2.2 but does not guarantee that every nonfaulty decision is the input of some processor.

*Hint:* Consider the exponential message and phase king algorithms when the size of the input set is larger than 2.

- **5.8** Consider the exponential message consensus algorithm described in Section 5.2.4. By the result of Section 5.2.3, the algorithm does not work correctly if n = 6 and f = 2. Construct an execution for this system in which the algorithm violates the conditions of the consensus problem.
- **5.9** Repeat Exercise 5.8 for the polynomial message algorithm of Section 5.2.5.
- **5.10** Prove that  $\alpha_2 \stackrel{p_2}{\sim} \alpha_3$  in the proof of Theorem 5.7.
- **5.11** Modify the exponential information gathering algorithm in Section 5.2.4 to reduce the number of messages to be  $O(f^3 + fn)$ .
- **5.12** Show that to satisfy the stronger validity condition (every nonfaulty decision is some nonfaulty input) for Byzantine failures, n must be greater than  $\max(3, m) \cdot f$ , where m is the size of the input set.
- **5.13** Assuming n is sufficiently large, modify the exponential message algorithm of Section 5.2.4 to satisfy the stronger validity condition of Exercise 5.12.
- **5.14** Assuming n is sufficiently large, modify the polynomial message algorithm of Section 5.2.5 to satisfy the stronger validity condition of Exercise 5.12.
- **5.15** Prove Lemma 5.16. That is, assume there is a wait-free consensus algorithm for the asynchronous shared memory system and prove that it has a bivalent initial configuration.
- 5.16 Consider a variation of the consensus problem in which the validity condition is the following: There must be at least one admissible execution with decision value 0, and there must be at least one admissible execution with decision value 1. Prove that there is no wait-free algorithm for this problem in an asynchronous system.
  - *Hint:* Modify the the proof of the existence of a bivalent initial configuration (Lemma 5.16).
- 5.17 In the *transaction commit* problem for distributed databases, each of n processors forms an independent opinion whether to commit or abort a distributed transaction. The processors must come to a consistent decision such that if even one processor's opinion is to abort, then the transaction is aborted, and if all processors' opinions are to commit, then the transaction is committed. Is this problem solvable in an asynchronous system subject to crash failures? Why or why not?
- **5.18** This exercise guides you through a direct proof of the impossibility of 1-resilient consensus for shared memory. Assume A is a 1-resilient consensus algorithm for n processors in shared memory.
  - (a) Prove that there is a bivalent initial configuration of A.

(b) Let D be a bivalent configuration of A and  $p_i$  be any processor. Using the outline given below, prove that there exists a schedule  $\sigma$  ending with the event i such that  $\sigma(D)$  is bivalent.

Outline: Suppose, in contradiction, that there is no such schedule. Then every schedule that ends in i, when started at D, leads to a univalent configuration. Without loss of generality, assume that i(D) is 0-valent.

- (b.1) Show that there exists a finite schedule  $\alpha$ , in which  $p_i$  does not take a step, and a processor  $p_j$  other than  $p_i$ , such that  $i(\alpha(D))$  is 0-valent and  $i(j(\alpha(D)))$  is 1-valent.
- (b.2) Let  $D_0 = \alpha(D)$  and  $D_1 = j(\alpha(D))$ . Consider the possible actions being performed by  $p_i$  and  $p_j$  in taking a step from  $D_0$  (e.g., reading or writing) and show that a contradiction is obtained in each case.
- (c) Combine (a) and (b) above to show there exists an admissible execution of A that does not satisfy the termination condition.
- **5.19** Consider an asynchronous shared memory system in which there are only test&set registers (as defined in Chapter 4) and two processors. Show that it is possible to solve consensus in this system even if one processor can crash.
- 5.20 Show that the consensus problem cannot be solved in an asynchronous system with only test&set registers and three processors, if two processors may fail by crashing. The proof may follow Section 5.3.1:
  - 1. Define  $C \stackrel{\neg \{p_i, p_j\}}{\sim} C'$  to mean that C is similar to C' for all processors but  $p_i$  and  $p_j$ .
  - 2. Argue why Lemma 5.16 holds in this case as well.
  - 3. Prove Lemma 5.17 for this model. (This is where most of the work is.)
- **5.21** Show that consensus cannot be solved in an asynchronous shared memory system with only test&set registers, with n > 2 processors, two of which may fail by crashing.
- **5.22** Can consensus be solved in an asynchronous shared memory system with n > 2 processors, two of which may fail by crashing, if we allow read/write operations, in addition to test&set operations?
- **5.23** Argue why the restricted form of the algorithms assumed in Section 5.3.2 does not lose any generality.
- **5.24** Prove that Algorithm 17 correctly simulates an *n*-processor consensus algorithm with two processors.
- **5.25** Modify Algorithm 17 (and its correctness proof) so that get-read skips steps that are known to be computed (based on *lastpair*).

**5.26** An alternative version of the consensus problem requires that the input value of one distinguished processor (called the *general*) be distributed to all the other processors (called the *lieutenants*); this problem is known as *single-source* consensus. In more detail, the conditions to be satisfied are:

Termination: Every nonfaulty lieutenant must eventually decide

Agreement: All the nonfaulty lieutenants must have the same decision

Validity: If the general is nonfaulty, then the common decision value is the general's input.

The difference is in the validity condition: note that if the general is faulty, then the nonfaulty processors need not decide on the general's input but they must still agree with each other. Consider the synchronous message-passing model subject to Byzantine faults. Show how to transform a solution to the consensus problem into a solution to the general's problem and vice versa. What are the message and round overheads of your transformations?

# **Chapter Notes**

The consensus problem was introduced by Lamport, Pease, and Shostak in two papers [163, 207]. The problem was originally defined for Byzantine failures. The simple algorithm for solving consensus in the presence of crash failures presented in Section 5.1.3 is based on an algorithm of Dolev and Strong that uses authentication to handle more severe failures [99]. The lower bound on the number of rounds needed for solving consensus was originally proved by Fischer and Lynch [107] for Byzantine failures and was later extended to crash failures by Dolev and Strong [99]. Subsequent work simplified and strengthened the lower bound [101, 185, 193]. Our presentation is based on that by Aguilera and Toueg [7].

After considering crash failures, we turned to the Byzantine failure model; this is a good model for human malfeasance. It is a worst-case assumption and is also applicable to machine errors—it covers the situation when a seemingly less malicious fault happens at just the wrong time for the software, causing the most damage. If a system designer is not sure exactly how errors will be manifested, a conservative assumption is that they will be Byzantine.

The 3f+1 lower bound on the number of faulty processors as well as the simple exponential algorithm were first proved in [207]. Our presentation follows later formulations of these results by Fischer, Lynch, and Merritt [109] for the 3f+1 lower bound, and by Bar-Noy, Dolev, Dwork, and Strong [44] for the exponential algorithm of Section 5.2.4. We also presented a consensus algorithm with constant message size (Algorithm 16); this algorithm is due to Berman and Garay [50]. Garay and Moses present a consensus algorithm tolerating Byzantine failures; the algorithm sends messages with polynomial size, works in f+1 rounds, and requires only that n>3f [119].

There is an efficient reduction from the consensus problem with a general to ordinary consensus by Turpin and Coan [255].

The consensus algorithms we have presented assume that all processors can directly exchange messages with each other; this means that the topology of the communication graph is a clique. For other topologies, Dolev [91] has shown that a necessary and sufficient condition for the existence of a consensus algorithm tolerating Byzantine failures is that the connectivity of the graph is at least 2f+1. Fischer, Lynch, and Merritt present an alternative proof for the necessity of this condition, using an argument similar to the 3f+1 lower bound on the number of faulty processors [109].

Exercises 5.12 through 5.14 were suggested by Neiger [196].

The impossibility of achieving consensus in an asynchronous system was first proved in a breakthrough paper by Fischer, Lynch, and Paterson [110]. Their proof dealt only with message-passing systems. Exercise 5.18 walks through their proof, adapted for shared memory. Later, the impossibility result was extended to the shared memory model by Loui and Abu-Amara [173] and (implicitly) by Dolev, Dwork, and Stockmeyer [92]. Loui and Abu-Amara [173] provide a complete direct proof of the general impossibility result for shared memory systems. Special cases of this result were also proved by Chor, Israeli, and Li [81]. Loui and Abu-Amara also studied the possibility of solving consensus by using test&set operations (see Exercises 5.19 through 5.22).

We have chosen to prove the impossibility result by first concentrating on the shared memory wait-free case and then extending it to the other cases, a single failure and message-passing systems, by reduction. Not only is the shared memory wait-free case simpler, but this also fits better with our aim of unifying models of distributed computation by showing simulations (explored in more depth in Part II of the book).

The impossibility proof for the shared memory wait-free case follows Herlihy [134], who uses the consensus problem to study the "power" of various object types, as shall be seen in Chapter 15. The simulation result for 1-resiliency is based on the algorithm of Borowsky and Gafni [58].

The simulation depends on the ability to map the inputs of the simulating processors into inputs of the simulated algorithm and then to map back the outputs of the simulated algorithm to outputs of the simulating processors. This mapping is trivial for the consensus problem but is not necessarily so for other problems; for more discussion of this issue and another description of the simulation, see the work of Borowsky, Gafni, Lynch, and Rajsbaum [59].

Copyright © 2004 John Wiley & Sons, Inc. ISBN: 0-471-45324-2

6

# Causality and Time

Notions of causality and time play an important role in the design of distributed algorithms. It is often helpful to know the relative order in which events take place in the system. This knowledge can be achieved even in totally asynchronous systems that have no way of measuring the passage of real time, by observing the causality relations between events. In the first part of this chapter, we precisely define the causality relationships in a distributed system and study mechanisms for observing them.

In many systems, processors have access to real-time measuring devices, either in the form of hardware clocks, by tuning in to a satellite clock, or by reading the time across a communication network. Solutions to many problems in distributed systems are much simpler or more efficient if clocks are available and provide good readings of real time. Therefore, this chapter also considers the problem of getting clocks to provide good approximations of real time.

The message-passing systems considered in this chapter can have arbitrary topologies.

This is the first of three chapters that address issues of causality and time in distributed systems. Chapter 11 presents methods for running algorithms designed for one set of timing assumptions in systems that provide another set of assumptions. Chapter 13 considers the problem of maintaining synchronized clocks in the presence of drift and faults.

#### 6.1 CAPTURING CAUSALITY

Let us now take a more careful look at the structure of executions and the relationships between events in a distributed system. We mostly address asynchronous message-passing systems, but at the end of this section, we describe how to extend the same notions to shared memory systems.

Because executions are sequences of events, they induce a total order on all the events. Because a sequence orders all events with respect to each other, this way of describing executions loses information. For example, it is possible that two computation events by different processors do not influence each other, yet they are (arbitrarily) ordered by the execution. The structure of causality between events is lost.

We start by carefully defining the notion of one computation event influencing another computation event. Then we define *logical clocks*, which are a way for assigning timestamps to computation events in a manner that captures the causality structure on them. We also present a variant of logical clocks, called *vector clocks*, which indicate whether one event does *not* influence another as well as indicating whether one event does influence another.

#### 6.1.1 The Happens-Before Relation

We now take a more careful look at the information about the causality relations between computation events that is contained in an execution. Let us fix some execution  $\alpha$ .

First, consider two events  $^1$   $\phi_1$  and  $\phi_2$  by the same processor  $p_i$ . One event  $\phi_1$  of  $p_i$  can causally influence another event  $\phi_2$  of  $p_i$  only if  $\phi_1$  occurs before  $\phi_2$  at  $p_i$ , because we assume that each processor is a sequential process. The execution respects this ordering.

Next, consider two events by different processors. The only way for one processor to influence another processor is by sending a message to the other processor. That is, an event  $\phi_1$  of processor  $p_i$  causally influences an event  $\phi_2$  of processor  $p_j$  if  $\phi_1$  is the event that sends message m from  $p_i$  to  $p_j$  and  $\phi_2$  is the event in which the message m is received by  $p_j$ . Recall that in our formal model, a processor can receive several messages and send several messages at the same (computation) event.

Finally, note that events can causally influence each other indirectly through other events. See Figure 6.1. (The figures in this chapter represent an execution as a set of sequences, one per processor, with arrows between sequences representing messages, in order to highlight the causality, or lack of causality, between events. For simplicity, we depict only one message being sent or received at each event.) In this figure,  $\phi_1$  influences  $\phi_2$  because it is an earlier event of the same processor  $p_0$ ;  $\phi_2$  influences  $\phi_{13}$  because the message sent by  $p_0$  at  $\phi_2$  is received by  $p_2$  in  $\phi_{13}$ ; by transitivity,  $\phi_1$  influences  $\phi_{13}$ .

<sup>&</sup>lt;sup>1</sup> For the rest of this section only, "event" means "computation event," when this should not cause confusion.




Fig. 6.1 Causal influence in an example execution.

To summarize the above discussion, the happens-before relation for execution  $\alpha$  is formally defined as follows. Given two events  $\phi_1$  and  $\phi_2$  in  $\alpha$ ,  $\phi_1$  happens before  $\phi_2$ , denoted  $\phi_1 \stackrel{\alpha}{\Rightarrow} \phi_2$ , if one of the following conditions holds:

- 1.  $\phi_1$  and  $\phi_2$  are events by the same processor  $p_i$ , and  $\phi_1$  occurs before  $\phi_2$  in  $\alpha$ .
- 2.  $\phi_1$  is the send event of the message m from  $p_i$  to  $p_j$ , and  $\phi_2$  is the receive event of the message m by  $p_j$ .
- 3. There exists an event  $\phi$  such that  $\phi_1 \stackrel{\alpha}{\Rightarrow} \phi$  and  $\phi \stackrel{\alpha}{\Rightarrow} \phi_2$ .

The first condition captures the causality relation between events of the same processor, the second condition captures the causality relation between events of different processors, and the third condition induces transitivity. Obviously,  $\stackrel{\alpha}{\Rightarrow}$  is an irreflexive partial order.

The important property of the happens-before relation is that it completely characterizes the causality relations in an execution. In particular, if the events of an execution are reordered with respect to each other but without altering the happens-before relation, the result is still an execution and it is indistinguishable to the processors.

The reorderings that can occur without affecting the happens-before relation do not change the order in which events occur at individual processors and do not cause a message to be delivered before it is sent. Other than these constraints, events at different processors can be reshuffled.


We make the following more precise definition.

**Definition 6.1** Given an execution segment  $\alpha = \text{exec}(C, \sigma)$ , a permutation  $\pi$  of a schedule  $\sigma$  is a causal shuffle of  $\sigma$  if

- 1. for all i, 0 < i < n 1,  $\sigma | i = \pi | i$ , and
- 2. if a message m is sent during processor  $p_i$ 's (computation) event  $\phi$  in  $\alpha$ , then in  $\pi$ ,  $\phi$  precedes the delivery of m.

See an example in Figure 6.2.

The next two lemmas follow directly from the definitions of the happens-before relation, causal shuffle, and similarity.



**Fig. 6.2**  $\pi$  is a causal shuffle of  $\sigma$ .

**Lemma 6.1** Let  $\alpha = exec(C, \sigma)$  be an execution fragment. Then any total ordering of the events in  $\sigma$  that is consistent with the happens-before relation of  $\alpha$  is a causal shuffle of  $\sigma$ .

**Lemma 6.2** Let  $\alpha = exec(C, \sigma)$  be an execution fragment. Let  $\pi$  be a causal shuffle of  $\sigma$ . Then  $\alpha' = exec(C, \pi)$  is an execution fragment and is similar to  $\alpha$ .

Informally, this means that if two executions have the 'same' happens-before relation, then they are similar.

# 6.1.2 Logical Clocks

How can processors observe the happens-before relation in an execution  $\alpha$ ? One possible way is to attach a tag, commonly called a *logical timestamp*, to each (computation) event. That is, with each event  $\phi$ , we associate a timestamp,  $LT(\phi)$ ; to capture the happens-before relation, we require an irreflexive partial order < on the timestamps, such that for every pair of events,  $\phi_1$  and  $\phi_2$ ,

if 
$$\phi_1 \stackrel{\alpha}{\Rightarrow} \phi_2$$
, then  $LT(\phi_1) < LT(\phi_2)$ 

The following simple algorithm can be used to maintain logical timestamps correctly. Each processor  $p_i$  keeps a local variable  $LT_i$ , called its  $logical\ clock$ , which is a nonnegative integer, initially 0. As part of each (computation) event,  $p_i$  increases  $LT_i$  to be one greater than the maximum of  $LT_i$ 's current value and the largest timestamp on any message received in this event. Every message sent by the event is timestamped with the new value of  $LT_i$ .

The timestamp associated with an event  $\phi$ ,  $LT(\phi)$ , of processor  $p_i$ , is the new value  $LT_i$  computed during the event. The partial order on timestamps is the ordinary < relation among integers. In Figure 6.3, we see the logical timestamps assigned by the above algorithm to the execution of Figure 6.1.

For each processor  $p_i$ , the value of  $LT_i$  is strictly increasing. Therefore, if  $\phi_1$  and  $\phi_2$  are events by the same processor  $p_i$ , and  $\phi_1$  occurs before  $\phi_2$  in  $p_i$ , then  $LT(\phi_1) < LT(\phi_2)$ . Furthermore, the logical timestamp of the (computation) event




Fig. 6.3 Logical timestamps for the execution of Figure 6.1.

in which a message is received is at least one larger than the logical timestamp of the corresponding message send event. Therefore, if  $\phi_1$  is the send event of the message m from  $p_i$  to  $p_j$  and  $\phi_2$  is the receive event of the message m by  $p_j$ , then  $LT(\phi_1) < LT(\phi_2)$ . These facts, together with the transitivity of less than, clearly imply:

**Theorem 6.3** Let  $\alpha$  be an execution, and let  $\phi_1$  and  $\phi_2$  be two events in  $\alpha$ . If  $\phi_1 \stackrel{\alpha}{\Rightarrow} \phi_2$ , then  $LT(\phi_1) < LT(\phi_2)$ .

#### 6.1.3 Vector Clocks


By comparing the logical timestamps of two events in an execution  $\alpha$ , we can tell if one of them does not causally influence the other. Specifically, if the logical timestamp of  $\phi_1$  is larger than or equal to the logical timestamp of  $\phi_2$ , then  $\phi_1$  does not happen before  $\phi_2$ . That is,

if 
$$LT(\phi_1) \ge LT(\phi_2)$$
 then  $\phi_1 \not \Rightarrow \phi_2$ 

However, the converse is not true, that is, it is possible that  $LT(\phi_1) < LT(\phi_2)$  but  $\phi_1 \not \Rightarrow \phi_2$ . Consider, for example, the events  $\phi_2$  and  $\phi_{12}$  in Figure 6.3;  $LT(\phi_2) < LT(\phi_{12})$  but  $\phi_2 \not \Rightarrow \phi_{12}$ .

The problem is that the happens-before relation is (in general) a partial order, whereas the logical timestamps are integers with the totally ordered < relation. Therefore, information about non-causality is lost. We now turn our attention to logical timestamps that capture non-causality. We must choose logical timestamps from a domain that is not totally ordered; we will use vectors of integers.

First, let us define non-causality more precisely. Two events  $\phi_1$  and  $\phi_2$  are concurrent in execution  $\alpha$ , denoted  $\phi_1||_{\alpha}\phi_2$ , if  $\phi_1 \not\stackrel{\alpha}{\Rightarrow} \phi_2$  and  $\phi_2 \not\stackrel{\alpha}{\Rightarrow} \phi_1$ . (To avoid clutter, the subscript  $\alpha$  is omitted when it should be clear from the context.) Lemmas 6.1 and 6.2 imply that if  $\phi_1||_{\alpha}\phi_2$  then there are two executions  $\alpha_1$  and  $\alpha_2$ , both indistinguishable from  $\alpha$ , such that  $\phi_1$  occurs before  $\phi_2$  in  $\alpha_1$  and  $\phi_2$  occurs before  $\phi_1$  in  $\alpha_2$ . Intuitively, processors cannot tell whether  $\phi_1$  occurs before  $\phi_2$  or vice versa, and in fact, it makes no difference which order they occur in. For example, in Figure 6.3,  $\phi_8||\phi_{13}$ .



**Fig. 6.4** Vector timestamps for the execution of Figure 6.1.

Vector timestamps provide a way to capture causality and non-causality, as follows. Each processor  $p_i$  keeps a local n-element array  $VC_i$ , called its  $vector\ clock$ , each element of which is a nonnegative integer, initially 0. As part of each (computation) event,  $p_i$  updates  $VC_i$  as follows.  $VC_i[i]$  is incremented by one. For each  $j \neq i$ ,  $VC_i[j]$  is set equal to the maximum of its current value and the largest value for entry j among the timestamps of messages received in this event. Every message sent by the event is timestamped with the new value of  $VC_i$ .

The *vector timestamp* of an event is the value of *VC* at the end of the event. Figure 6.4 shows the vector timestamps assigned by the above algorithm to the execution of Figure 6.1; the reader is encouraged to compare this figure with Figure 6.3.

In a sense, for any pair of processors  $p_i$  and  $p_j$ , the value of  $VC_j[i]$  is an "estimate," maintained by  $p_j$ , of  $VC_i[i]$  (the number of steps taken by  $p_i$  so far). Only  $p_i$  can increase the value of the *i*th coordinate, and therefore:


**Proposition 6.4** For every processor  $p_j$ , in every reachable configuration,  $VC_j[i] \le VC_i[i]$ , for all i,  $0 \le i \le n-1$ .

For logical timestamps, which are integers, we had the natural total ordering of the integers. For vector timestamps, which are vectors of integers, we now define a partial ordering. Let  $\vec{v}_1$  and  $\vec{v}_2$  be two vectors of n integers. Then  $\vec{v}_1 \leq \vec{v}_2$  if and only if for every i,  $0 \leq i \leq n-1$ ,  $\vec{v}_1[i] \leq \vec{v}_2[i]$ ; and  $\vec{v}_1 < \vec{v}_2$  if and only if  $\vec{v}_1 \leq \vec{v}_2$  and  $\vec{v}_1 \neq \vec{v}_2$ . Vectors  $\vec{v}_1$  and  $\vec{v}_2$  are incomparable if neither  $\vec{v}_1 \leq \vec{v}_2$  nor  $\vec{v}_2 \leq \vec{v}_1$ .

Vector timestamps are said to *capture concurrency* if for any pair of events  $\phi_1$  and  $\phi_2$  in any execution,  $\phi_1||\phi_2$  if and only if  $VC(\phi_1)$  and  $VC(\phi_2)$  are incomparable.

Suppose event  $\phi_1$  occurs at processor  $p_i$  in an execution and subsequently event  $\phi_2$  occurs at  $p_i$ . Each entry in  $VC_i$  is nondecreasing and furthermore, because  $\phi_1$  occurs before  $\phi_2$  at  $p_i$ ,  $VC_i[i](\phi_1) < VC_i[i](\phi_2)$ , for every i. This implies that  $VC(\phi_1) < VC(\phi_2)$ .

Now consider two events in an execution,  $\phi_1$ , the sending of a message with vector timestamp  $\vec{T}$  by  $p_i$ , and  $\phi_2$ , the receipt of the message by  $p_j$ . During  $\phi_2$ ,  $p_j$  updates each entry of its vector to be at least as large as the corresponding entry in  $\vec{T}$  and then  $p_j$  increments its own entry by one. Therefore, Proposition 6.4 implies that  $VC(\phi_1) < VC(\phi_2)$ .



**Fig. 6.5** The events of processor  $p_i$  in  $\alpha$ .

These two facts, together with the transitivity of the less than relation for vectors, imply:

**Theorem 6.5** Let  $\alpha$  be an execution, and let  $\phi_1$  and  $\phi_2$  be two events in  $\alpha$ . If  $\phi_1 \stackrel{\alpha}{\Rightarrow} \phi_2$ , then  $VC(\phi_1) < VC(\phi_2)$ .

Now consider two concurrent events in an execution,  $\phi_1$  at  $p_i$  and  $\phi_2$  at  $p_j$ . Obviously  $p_i$  and  $p_j$  are distinct. Suppose  $VC_i[i](\phi_1)$  is  $\ell$ . Then  $VC_j[i](\phi_2)$  must be less than  $\ell$ , implying that  $VC_i(\phi_1)$  is not less than  $VC_j(\phi_2)$ , since the only way processor  $p_j$  can obtain a value for the *i*th entry of its vector that is at least  $\ell$  is through a chain of messages originating at  $p_i$  at event  $\phi_1$  or later. But such a chain would imply that  $\phi_1$  and  $\phi_2$  are not concurrent. Similarly, the *j*th entry in  $VC_i(\phi_1)$  must be less than the *j*th entry in  $VC_j(\phi_2)$ . Thus the converse of Theorem 6.5 is also true:


**Theorem 6.6** Let  $\alpha$  be an execution, and let  $\phi_1$  and  $\phi_2$  be two events in  $\alpha$ . If  $VC(\phi_1) < VC(\phi_2)$ , then  $\phi_1 \stackrel{\alpha}{\Rightarrow} \phi_2$ .

These two theorems imply that  $\phi_1||\phi_2$  if and only if  $VC(\phi_1)$  and  $VC(\phi_2)$  are incomparable. Hence, vector timestamps capture concurrency.

**6.1.3.1** A Lower Bound on the Size of Vector Clocks We have seen that vector timestamps provide a way for processors to maintain causality and concurrency information about events. However, this mechanism requires a vector of n entries to be sent with each message; this can be a very high overhead. There are certain ways to save on the size of vector timestamps (see Exercise 6.2), but as we show next, in some sense, a vector with n entries is required in order to capture concurrency.

Consider a complete network, with the execution  $\alpha$  depicted in Figure 6.5. In this execution, each processor  $p_i$  sequentially sends a message to all the processors except  $p_{i-1}$ , in increasing order of index, starting with  $p_{i+1}$  and wrapping around if necessary; namely,  $p_i$  sends to  $p_{i+1}, p_{i+2}, \ldots, p_{n-1}, p_0, \ldots, p_{i-2}$ . After all the messages have been sent, each  $p_i$  sequentially receives all the messages sent to it, in decreasing order of the sender's index, starting with  $p_{i-1}$  and wrapping around; namely,  $p_i$  receives from  $p_{i-1}, p_{i-2}, \ldots, p_0, p_{n-1}, \ldots, p_{i+2}$ . Note that  $p_i$  does not receive a message from  $p_{i+1}$ .

For each processor  $p_i$ , denote the first send event by  $a_i$  and the last receive event by  $b_i$ . In  $\alpha$  a processor sends all its messages before it receives any message; therefore,



**Fig. 6.6**  $p_{i+1}$  and  $p_i$  in  $\alpha$ .

the causality relation is simple and does not include any transitively derived relations. Because no message is sent from  $p_{i+1}$  to  $p_i$ , the lack of transitivity in the message pattern of  $\alpha$  implies:

**Lemma 6.7** For every  $i, 0 \le i \le n-1, a_{i+1} || b_i.$ 

On the other hand, for every processor  $p_j$  other than  $p_i$ , the first send event of  $p_{i+1}$  causally influences some receive event of  $p_j$ . That is:

**Lemma 6.8** For every i and j,  $0 \le i \ne j \le n-1$ ,  $a_{i+1} \stackrel{\alpha}{\Rightarrow} b_j$ .

**Proof.** If j = i + 1, then  $a_{i+1}$  and  $b_j = b_{i+1}$  occur at the same processor  $p_{i+1}$ , and therefore  $a_{i+1} \stackrel{\alpha}{\Rightarrow} b_j$ .

Otherwise, suppose  $j \neq i+1$ . By the assumption that  $j \neq i$ ,  $p_{i+1}$  sends a message to  $p_j$  in the execution. Since  $a_{i+1}$  is the first send by  $p_{i+1}$ ,  $a_{i+1}$  is either equal to, or happens before,  $p_{i+1}$  sends to  $p_j$ . By definition,  $p_{i+1}$ 's send to  $p_j$  happens before  $p_j$ 's receipt from  $p_{i+1}$ . Since  $b_j$  is the last receive by  $p_j$ ,  $p_j$ 's receipt from  $p_{i+1}$  is either equal to, or happens before,  $b_j$  (see Fig. 6.6).

The main theorem here claims that if we map events in  $\alpha$  to vectors in a manner that captures concurrency, then the vectors must have n entries.

**Theorem 6.9** If VC is a function that maps each event in  $\alpha$  to a vector in  $\Re^k$  in a manner that captures concurrency, then  $k \geq n$ .

**Proof.** Fix some  $i, 0 \le i \le n-1$ . By Lemma 6.7,  $a_{i+1}||b_i$ . Since VC captures concurrency, this implies that  $VC(a_{i+1})$  and  $VC(b_i)$  are incomparable. If for all coordinates  $r, VC[r](b_i) \ge VC[r](a_{i+1})$ , then  $VC(b_i) \ge VC(a_{i+1})$ . Therefore, there exists some coordinate r such that  $VC[r](b_i) < VC[r](a_{i+1})$ ; denote one of these indices by  $\ell(i)$ .

In this manner, we have defined a function

$$\ell: \{0, \ldots, n-1\} \to \{0, \ldots, k-1\}$$

We prove that  $k \ge n$  by showing that this function is one-to-one.

Assume, by way of contradiction, that  $\ell$  is not one-to-one, that is, there exist two indices i and j,  $i \neq j$ , such that  $\ell(i) = \ell(j) = r$ . By the definition of the function  $\ell$ ,  $VC[r](b_i) < VC[r](a_{i+1})$  and  $VC[r](b_j) < VC[r](a_{j+1})$ .

By Lemma 6.8,  $a_{i+1} \stackrel{\alpha}{\Rightarrow} b_j$ . Since VC captures concurrency, it follows that  $VC(a_{i+1}) \leq VC(b_j)$ . Thus

$$VC[r](b_i) < VC[r](a_{i+1}) \le VC[r](b_j) < VC[r](a_{j+1})$$

which contradicts Lemma 6.8.

This theorem implies that if timestamps are represented as vectors of real numbers that capture concurrency, then they must have n coordinates. The proof does not rely on the fact that vector entries are reals, just that they are all comparable. Thus, the same proof holds for vectors in  $S^k$ , where S is any (infinite) totally ordered set, and vectors are ordered lexicographically according to the ordering relation on S. This shows the optimality of the vector timestamps algorithm we described. However, at least theoretically, timestamps may be represented as other mathematical objects, potentially requiring less space and yet still capturing causality.

## 6.1.4 Shared Memory Systems

The happens-before relation was defined for message-passing systems in which processors influence each other by sending messages. Here we describe how to extend it to shared memory systems in which shared variables are accessed only with read and write operations.

In a shared memory system, one processor  $p_i$  influences another processor  $p_j$  by writing a value to a shared variable, which is later read by  $p_j$ . Earlier events of a processor still influence later events, just as in message-passing systems. This discussion motivates the following definition.

Given two events  $\phi_1$  and  $\phi_2$  in an execution  $\alpha$ ,  $\phi_1$  happens before  $\phi_2$ , denoted  $\phi_1 \stackrel{\alpha}{\Rightarrow} \phi_2$ , if one of the following conditions holds:

- 1.  $\phi_1$  and  $\phi_2$  are events by the same processor  $p_i$ , and  $\phi_1$  occurs before  $\phi_2$  in  $\alpha$ .
- 2.  $\phi_1$  and  $\phi_2$  are conflicting events, that is, both access the same shared variable and one of them is a write, and  $\phi_1$  occurs before  $\phi_2$  in  $\alpha$ .
- 3. There exists an event  $\phi$  such that  $\phi_1 \stackrel{\alpha}{\Rightarrow} \phi$  and  $\phi \stackrel{\alpha}{\Rightarrow} \phi_2$ .

The notion of a causal shuffle can be adapted to the shared memory model, so that lemmas similar to Lemmas 6.1 and 6.2 can be proved (see Exercise 6.3).

#### 6.2 EXAMPLES OF USING CAUSALITY

In this section, we present examples of using the happens-before relation to understand the behavior of a distributed system. The first example is to find consistent




Fig. 6.7 Some consistent and inconsistent cuts.

cuts, that is, states that can be held concurrently by processors. The second uses the happens-before relation to show a separation between synchronous and asynchronous systems.

#### 6.2.1 Consistent Cuts

In a distributed system, there is generally no omniscient observer who can record an instantaneous snapshot of the system state. Such a capability would be desirable for solving problems such as restoring the system after a crash, determining whether there is a deadlock in the system, and determining whether the computation has terminated. Instead, the components of the system themselves must cooperate to achieve an approximate snapshot. The causality relation among system events is useful for defining a meaningful static approximation to a dynamically changing system.

We make the simplifying assumption that at each computation event a processor receives at most one message. This situation can be simulated by instituting a local queue of incoming messages and handling only a single message at each step (see Exercise 6.4).

Given an execution  $\alpha$ , we number the computation steps at each processor 1, 2, 3, etc.. A *cut* through the execution is an *n*-vector  $\vec{k} = \langle k_0, \ldots, k_{n-1} \rangle$  of positive integers. Given a cut of an execution, one can construct a set of processor states: The state of processor  $p_i$  is its state in  $\alpha$  immediately after its  $k_i$ th computation event.

A cut  $\vec{k}$  of an execution  $\alpha$  is *consistent* if, for all i and j, the  $(k_i+1)$ st computation event of  $p_i$  in  $\alpha$  does not happen before the  $k_j$ th computation event of  $p_j$  in  $\alpha$ . That is, the  $k_j$ th computation event of  $p_j$  does not depend on any action taken by another processor after the cut. Consider, for example, Figure 6.7, in which cuts  $\langle 1,3 \rangle$  and  $\langle 1,4 \rangle$  are consistent, whereas  $\langle 2,6 \rangle$  is not, because  $p_0$ 's third event happens before  $p_1$ 's sixth event.

For simplicity of presentation, we assume that the links deliver messages in FIFO order. (FIFO order can be implemented, if necessary, by using sequence numbers; see Chapter 8.)

<sup>&</sup>lt;sup>2</sup>This does not imply that the  $k_i$ th event of  $p_i$  and the  $k_j$ th event of  $p_j$  are concurrent.

**6.2.1.1 Finding the Maximal Consistent Cut** Given a cut  $\vec{k}$  of an execution, we would like to find a consistent cut that precedes (or at least, does not follow)  $\vec{k}$ . In fact, we usually would like to find the most recent such consistent cut  $\vec{k_1}$ , where "most recent" means that there is no other consistent cut  $\vec{k_2}$  where  $\vec{k_1} < \vec{k_2}$  (using the relation on vectors defined in Section 6.1.3). It can be shown that there is a unique such maximal consistent cut preceding  $\vec{k}$  (see Exercise 6.5).

We now define in more detail the problem of finding the maximal consistent cut preceding a given cut.

We assume that there is an algorithm A running in a reliable asynchronous message-passing system. At some instant, every processor is given a cut  $\vec{k}$  (that is not in the future) and each processor is to compute its own entry in the maximal consistent cut preceding  $\vec{k}$ . The means by which the input is given to the processors is intentionally not pinned down (see the chapter notes). To achieve this task, processors are allowed to store extra information, tag algorithm A messages with extra information, and send additional messages.

We describe a method for solving this problem that requires O(n) overhead on each algorithm A message but no additional messages. Algorithm A messages are tagged with vector timestamps. The vector timestamp of each computation event of a processor is stored at that processor; that is, each  $p_i$  has an (unbounded length)<sup>3</sup> array  $store_i$  such that  $store_i[m]$  holds the vector timestamp at the end of  $p_i$ 's mth computation event. When  $p_i$  gets the input  $\vec{k}$ , it begins with  $store_i[m]$ , where m is  $p_i$ 's entry in  $\vec{k}$ , and scans down  $store_i$ , until finding the largest m' that does not exceed m such that  $store_i[m'] \leq \vec{k}$ . The answer computed by  $p_i$  is m'.

It should be straightforward to see that the algorithm is correct (see Exercise 6.6).

**6.2.1.2 Taking a Distributed Snapshot** A different approach to the problem of finding a recent consistent cut is, instead of being given the upper bounding cut, processors are told *when* to start finding a consistent cut. While processors are executing algorithm A, each processor in some set S of processors receives an indication that the processors are to start computing a consistent cut that includes the state of at least one processor in S at the time it received the start indication. Such a cut is a distributed snapshot.

There is an algorithm for this problem that sends additional messages (called markers) instead of adding overhead to algorithm A messages. Processing of a marker message should not affect the computation of algorithm A. Because the problem is to obtain a snapshot of the execution of algorithm A, the receipt of marker messages must not disrupt the computation of the cut. To avoid this problem, each processor keeps track of the number of algorithm A messages that it has received so far (thus excluding marker messages).

The marker messages are disseminated by using flooding, interspersed with the algorithm A messages. In more detail, each processor  $p_i$  has a local variable  $ans_i$  that is initially undefined and that at the end holds the answer ( $p_i$ 's entry in the desired

<sup>&</sup>lt;sup>3</sup>The space needed for the array can be garbage collected by using checkpoints; see the chapter notes.

#### Algorithm 19 Distributed snapshot algorithm:

code for processor  $p_i$ ,  $0 \le i \le n-1$ .

Initially  $ans = \bot$  and num = 0

- 1: upon receiving an algorithm A message:
- 2: num := num + 1
- 3: perform algorithm A action
- 4: upon receiving a marker message or indication to take snapshot:
- 5: if  $ans = \bot$  then
- 6: ans:=num
- 7: send marker to all neighbors

consistent cut). On receiving a marker message from a neighbor or an indication to begin the algorithm,  $p_i$  does the following. If  $ans_i$  has already been set, then  $p_i$  does nothing. Otherwise,  $p_i$  sets  $ans_i$  to the number of algorithm A messages received so far and sends a marker message to all its neighbors. The code appears in Algorithm 19.

**Theorem 6.10** Algorithm 19 computes a distributed snapshot using O(m) additional messages.

**Proof.** Let  $\vec{k}$  be the answer computed by the algorithm. Let  $p_f$  be the first processor to receive a start indication. Since no marker messages have yet been sent, its state when the indication was received is included in  $\vec{k}$ . Suppose in contradiction there exist processors  $p_i$  and  $p_j$  such that the  $k_j$ th (algorithm A) computation event of  $p_j$  depends on the  $(k_i+1)$ st (algorithm A) computation event of  $p_i$ . Then there is a chain of (algorithm A) messages from  $p_i$  to  $p_j$ ,  $m_1$ ,  $m_2$ , ...,  $m_l$ , such that  $m_1$  is sent by  $p_i$  to some  $p_{i_2}$  after the cut at  $p_i$ ,  $p_j$  after the receipt of  $p_j$  after the receipt of  $p_j$  after the receipt of  $p_j$  after the cut.

Thus there exists some message  $m_h$  that is sent by  $p_{i_h}$  after the cut and received by  $p_{i_{h+1}}$  before the cut. But since  $m_h$  is sent after the cut,  $p_{i_h}$  has already sent the marker message to  $p_{i_{h+1}}$  before sending  $m_h$ . Since the links are FIFO, the marker message is received at  $p_{i_{h+1}}$  before  $m_h$  is, and thus  $m_h$  is not received before the cut.

**6.2.1.3** What About the Channel States? The algorithms just discussed for finding the maximal consistent cut and a distributed snapshot ignored the contents of the message channels. One solution to this problem is to assume that the processors' local states encode which messages have been sent and received. Then the information can be inferred from the collection of processor states.

However, this is often not a practical or efficient solution. For one thing, this approach means that the size of the processor states must grow without bound. More generally, it does not allow convenient optimizations.

Luckily, the channel states can be captured in both cases without making such a strong assumption on the nature of the processor states.

The maximal consistent cut algorithm is modified as follows. Each entry in a store array contains the number of messages received (directly) from each neighbor so far, in addition to the vector timestamp. When the maximal consistent cut is to be computed, each processor  $p_i$  scans its  $store_i$  array upward starting at the earliest entry, instead of downward starting at the most recent entry. As it scans upward, it "replays" the earlier computation and keeps track of the sequence of messages it is supposed to send. The procedure stops with the latest entry in  $store_i$ , say the m'th, such that the vector timestamp stored in  $store_i[m']$  is less than or equal to  $\vec{k}$ , the given cut. Consider any neighbor  $p_j$  of  $p_i$ . The information recorded in  $store_i[m']$  includes the number of messages received by  $p_i$  from  $p_j$  through  $p_i$ 's m'th computation event. Let x be this number. When  $p_i$  has finished its replay, it sends x to  $p_j$ . When  $p_j$  receives the message from  $p_i$ , it waits until it has finished its own replay. Then  $p_j$  computes the state of the channel from  $p_j$  to  $p_i$  for the consistent cut to be the suffix, beginning at the (x+1)st, of the sequence of messages that it generated during the replay destined for  $p_i$ .

The distributed snapshot algorithm can be modified so that each processor  $p_i$  records the sequence of messages it receives from each neighbor  $p_j$  between the time that  $p_i$  recorded its own answer and the time that  $p_i$  received the marker message from  $p_j$ . Exercise 6.7 asks you to work out the details of this modification and verify that the sequence of messages recorded by  $p_i$  for neighbor  $p_j$  is the sequence of messages in transit in the configuration corresponding to the computed snapshot.

## 6.2.2 A Limitation of the Happens-Before Relation: The Session Problem

In this subsection, we explore an aspect of executions that cannot be captured by the happens-before relation, yet one that is important for some applications. Informally, the happens-before relation only captures dependencies inside the system, but does not take into account relationships observed from outside the system, in its interaction with the environment. We consider a problem, called the *session* problem, that can be solved quickly in the synchronous model, but requires significant time overhead in the asynchronous model, because of the necessity of explicit communication.

Intuitively, a session is a minimal length of time during which each processor performs a special action at least once. The problem has a numeric parameter, s, representing the number of sessions to be achieved.

More precisely, each processor  $p_i$  has an integer variable  $SA_i$ . During the course of execution,  $p_i$  increments  $SA_i$  every now and then. The incrementing of this variable represents the "special action" mentioned above. An execution is divided

into disjoint sessions, where a *session* is a minimal length fragment of the execution in which every processor increments its SA variable at least once.

An algorithm for the s-session problem must guarantee the following conditions, in every admissible execution:

- There are at least s sessions
- No processor increments its SA variable infinitely many times (i.e., the processors eventually stop performing special actions).

The running time of an execution is the time of the last increment of an SA variable, using the standard asynchronous time measure from Chapter 2.

In the synchronous model, there is a simple algorithm for generating s sessions: Just let each processor perform s special actions and then cease. At each round there is a session, because each processor performs a special action. Clearly, the time is at most s

In contrast, in the asynchronous model it can be shown that the time to solve the problem depends on D, the diameter of the communication network, as well as s. In particular, a lower bound on the time is  $(s-1) \cdot D$ .

**Theorem 6.11** Let A be any s-session algorithm for an asynchronous message-passing system whose diameter is D. Then the (asynchronous) time complexity of A is greater than  $(s-1) \cdot D$ .

**Proof.** Suppose in contradiction there is an s-session algorithm A for the system with time complexity at most  $(s-1) \cdot D$ .

Let  $\alpha$  be an admissible execution of A that happens to be synchronous. That is,  $\alpha$  consists of a series of rounds, where each round contains a deliver event for every message in transit, followed by a computation step by each processor. (Of course A must also work correctly in asynchronous executions as well as in such well-behaved ones as  $\alpha$ .)

Let  $\beta\delta$  be the schedule of  $\alpha$ , where  $\beta$  ends at the end of the round containing the final special action. Thus  $\delta$  contains no special actions. By the assumption on the time complexity of A and the construction of  $\alpha$ ,  $\beta$  consists of at most  $(s-1)\cdot D$  rounds.

We will show how to shuffle the events in  $\beta$  so that fewer than s sessions are achieved, yet processors cannot distinguish this situation from the original, and thus they will stop performing special actions prematurely. The intuition is that there is not enough time for information concerning the achievement of sessions to flow through the communication network. Yet explicit communication is the only way in an asynchronous system that processors can know whether a session has occurred. Lemma 6.12 proves a general fact about shufflings of events. Lemma 6.13 uses the general lemma to show that a specific shuffling has the desired effect.

**Lemma 6.12** Let  $\gamma$  be any contiguous subsequence of  $\beta$  consisting of at most x complete rounds, for any positive integer x. Let C be the configuration immediately preceding the first event of  $\gamma$  in execution  $\alpha$ . Choose any two processors  $p_i$  and  $p_j$ .

If  $dist(p_i, p_j) \ge x$ , then there exists a sequence of events  $\gamma' = \gamma^1 \gamma^2$ , also denoted split $(\gamma, j, i)$ , such that

- $\gamma^1$  is  $p_i$ -free,
- $\gamma^2$  is  $p_j$ -free, and
- $exec(C, \gamma')$  is an execution fragment that is similar to  $exec(C, \gamma)$ .

**Proof.** Let  $\phi_i$  be the first event by  $p_i$  in  $\gamma$  and let  $\phi_j$  be the last event by  $p_j$  in  $\gamma$ . (If  $p_i$  takes no steps in  $\gamma$ , then let  $\gamma^1$  equal  $\gamma$  and  $\gamma^2$  be empty. Similarly, if  $p_j$  takes no steps in  $\gamma$ , let  $\gamma^2$  equal  $\gamma$  and  $\gamma^1$  be empty.)

We first prove that  $\phi_i \not\triangleq \phi_j$ . That is, no event of  $p_j$  during  $\gamma$  depends on any event of  $p_i$  during  $\gamma$ . If there were such a dependency, then there would be a chain of messages from  $\phi_i$  to  $\phi_j$  in  $\gamma$ . The number of rounds required for this chain is at least  $dist(p_i, p_j) + 1$ , by the construction of  $\alpha$ . (Remember that a computation event cannot causally influence another computation event within the same round.) But this number of rounds is at least x + 1, contradicting the assumption on the number of rounds in  $\gamma$ .

Let R be the relation consisting of the happens-before relation of  $\alpha$  restricted to events in  $\gamma$ , plus the additional ordering constraint  $(\phi_j, \phi_i)$ , namely,  $\phi_j$  should appear before  $\phi_i$ . By the previous lemma,  $\phi_i \not\triangleq \phi_j$ , and thus R is a partial order on the events of  $\gamma$ .

Let  $\gamma'$  be any total order of the events in  $\gamma$  that is consistent with R. Since  $\gamma'$  is consistent with the constraint that  $\phi_i$  (the first event of  $p_i$ ) appear after  $\phi_j$  (the last event of  $p_i$ ), it follows that  $\gamma' = \gamma^1 \gamma^2$ , where  $\gamma^1$  is  $p_i$ -free and  $\gamma^2$  is  $p_i$ -free.

Since  $\gamma'$  is a causal shuffle of  $\gamma$  (see Exercise 6.8), Lemma 6.2 implies that  $exec(C, \gamma')$  is an execution fragment and is similar to  $exec(C, \gamma)$ .

Partition  $\beta$  into  $\beta_1 \dots \beta_{s-1}$ , where each  $\beta_i$  consists of at most D complete rounds. (If this were not possible, then the number of rounds in  $\beta$  would be more than  $(s-1) \cdot D$ , violating the assumption on the running time of A.)

Pick  $p_0$  and  $p_1$  such that  $dist(p_0, p_1) = D$ .


Define  $\beta_i'$  to be  $split(\beta_i, 1, 0)$  if i is odd and to be  $split(\beta_i, 0, 1)$  if i is even,  $1 \le i \le s - 1$ .

**Lemma 6.13** Let  $C_0$  be the initial configuration of  $\alpha$ . Then  $\operatorname{exec}(C_0, \beta_1' \dots \beta_{s-1}')$  is an execution of A that is similar to  $\operatorname{exec}(C_0, \beta)$ ,

**Proof.** The lemma is proved by showing that  $exec(C_0, \beta'_1 \dots \beta'_i)$  is an execution of A that is similar to  $exec(C_0, \beta_1 \dots \beta_i)$ ,  $1 \le i \le s-1$ . This is proved by induction on i.

Basis: i = 0. True since  $C_0 = C_0$ .

*Induction:* i > 0. By the inductive hypothesis,  $exec(C_0, \beta'_1 \dots \beta'_{i-1})$  is an execution of A that is similar to  $exec(C_0, \beta_1 \dots \beta_{i-1})$ . Thus the two executions end in the same configuration, call it  $C_{i-1}$ . By Lemma 6.12,  $exec(C_{i-1}, \beta'_i)$  is an



**Fig. 6.8** The sessions in the shuffled execution  $\alpha'$ , assuming s-1 is even.

execution fragment that is similar to  $exec(C_{i-1}, \beta_i)$ , implying that the inductive step is true.

As a corollary to Lemma 6.13,  $\alpha' = exec(C_0, \beta'_1 \dots \beta'_{s-1}\delta)$  is an admissible execution of A.

We finish the proof by showing that there are too few sessions in  $\alpha'$ , contradicting the assumed correctness of A. Session 1 cannot end before the second part of  $\beta'_1$ , since  $p_0$  takes no steps in the first part of  $\beta'_1$ . Session 2 cannot end before the second part of  $\beta'_2$ , since  $p_1$  takes no steps after the end of session 1 until the second part of  $\beta'_2$ . Continuing this argument, we see that session s-1 cannot end until the second part of  $\beta'_{s-1}$ . But the remaining part of  $\beta'_{s-1}$  does not comprise a complete session, since either  $p_0$  or  $p_1$  takes no steps (depending on whether s-1 is even or odd). See Figure 6.8.

Since no special actions are performed in  $\delta$ , all sessions must be included in  $exec(C_0, \beta'_1 \dots \beta'_{s-1})$ , and therefore,  $\alpha'$  contains at most s-1 sessions.

#### 6.3 CLOCK SYNCHRONIZATION

The next part of this chapter is concerned with issues that arise when processors have access to physical clocks that provide (approximations to) the real time. First, we explain how to model such clocks. Then we define the problem of getting these clocks close together and give tight bounds on how closely such clocks can be synchronized in one simple situation, when clocks do not drift. Chapter 13 will consider in more detail the problem of maintaining synchronized clocks in the presence of drift, in addition to handling faults.

#### 6.3.1 Modeling Physical Clocks

Recall the definition of a timed execution for asynchronous systems from Chapter 2. In the asynchronous model, the times at which events occur (called *real time*) are not available to the processors. We now consider stronger models in which the real times, or at least some approximation of them, are available to the processors. The mechanism by which such time information is made available to a processor is a *hardware clock*.

We now define the formal model for a system with hardware clocks. In each timed execution, associated with each processor  $p_i$ , there is an increasing function

 $HC_i$  from nonnegative real numbers to nonnegative real numbers. When  $p_i$  performs a computation step at real time t, the value of  $HC_i(t)$  is available as part of the input to  $p_i$ 's transition function. However,  $p_i$ 's transition function cannot change  $HC_i$ .

At the least informative extreme,  $HC_i$  simply counts how many steps  $p_i$  has taken so far in the execution; that is, for each t such that  $p_i$  has a computation event with occurrence time t,  $HC_i(t)$  equals the number of computation events by  $p_i$  so far. (Such a mechanism can be achieved with a simple counter and does not require any additional model assumptions.) At the most informative extreme,  $HC_i$  tells  $p_i$  the current real time, that is,  $HC_i(t) = t$ .

In this section, we will consider an intermediate situation, when  $HC_i$  reliably measures how much real time has elapsed, although its actual value is not equal to real time; that is,  $HC_i(t) = t + c_i$ , where  $c_i$  is some constant offset. In Chapter 13, we will consider the possibility that the rate at which  $HC_i$  increases drifts away from real time, either gaining or losing time.

Although events may happen simultaneously in a distributed system, for mathematical convenience, we have considered executions as sequences of events by imposing an arbitrary ordering on concurrent events. However, it is sometimes useful to break apart an execution into n sequences, where each sequence represents the "view" of a processor. Because processors have access to hardware clocks, we must modify the definition of view from Chapter 5:

**Definition 6.2** A view with clock values of a processor  $p_i$  (in a model with hardware clocks) consists of an initial state of  $p_i$ , a sequence of events (computation and deliver) that occur at  $p_i$ , and a hardware clock value assigned to each event. The hardware clock values must be increasing, and if the sequence of events is infinite they must increase without bound.

**Definition 6.3** A timed view with clock values of a processor  $p_i$  (in a model with hardware clocks) is a view with clock values together with a real time assigned to each event. The assignment must be consistent with the hardware clock having the form  $HC_i(t) = t + c_i$  for some constant  $c_i$ .

Obviously, given a timed execution  $\alpha$ , timed views with clock values can be extracted, denoted  $\alpha|i$  for  $p_i$ 's timed view with clock values. For the rest of this chapter, we refer to (timed and untimed) views with clock values simply as *views*.

A set of n timed views  $\eta_i$ , one for each  $p_i$ ,  $0 \le i \le n-1$ , can be merged as follows. Begin with the initial configuration obtained by combining the initial states of all the timed views. Then obtain a sequence of events by interleaving the events in the timed views consistently with the real times, breaking ties by ordering all deliver events at time t before any computation events at time t, and breaking any remaining ties with processor indices. Finally, apply this sequence of events in order, beginning with the initial configuration constructed, to obtain a timed execution. Denote the result merge  $(\eta_0, \ldots, \eta_{n-1})$ . Let the hardware clock function for  $p_i$  be any increasing function that is consistent with the real and clock times associated with each event in  $p_i$ 's timed view.




Fig. 6.9 Shifting a processor later and earlier.

Whether the resulting sequence is an execution depends on whether the timed views are "consistent." For instance, if a message is delivered to  $p_i$  from  $p_j$  at time t in  $\eta_i$ , but  $p_j$  does not send m to  $p_i$  before time t in  $\eta_j$ , then the merge of the timed views is not a timed execution. For the merge of a set of n timed views to make a timed execution, each message received must have been previously sent.

The notion of timed views is useful in proving lower bounds, when we want to start with one timed execution, modify the processors' timed views in certain ways, and then recombine the timed views to obtain another timed execution. We next give an example of such modifications. We define a notion of shifting a processor's timed view by some additive amount in an execution; the real times at which the events of the processor occur are made later (or earlier) by some fixed amount. The net result is that the processors cannot tell any difference because events still happen at the same hardware clock times, although the hardware clocks have changed. This observation is formalized in the lemma following the definition.

**Definition 6.4** Let  $\alpha$  be a timed execution with hardware clocks and let  $\vec{x}$  be a vector of n real numbers. Define shift $(\alpha, \vec{x})$  to be merge $(\eta_0, \ldots, \eta_{n-1})$ , where  $\eta_i$  is the timed view obtained by adding  $x_i$  to the real time associated with each event in  $\alpha \mid i$ .

See Figure 6.9 for an example of shifting a processor later and earlier. Real time is indicated at the top, increasing to the right. The first horizontal line represents  $p_i$ 's timed view in which its hardware clock reads T at real time t. The second horizontal line is the result of shifting  $p_i$ 's timed view by a positive amount  $x_i$ , after which  $p_i$ 's hardware clock reads T at a later real time,  $t + x_i$ . The third horizontal line is the result of shifting  $p_i$ 's timed view by a negative amount  $-x_i$ , after which  $p_i$ 's hardware clock reads T at an earlier real time,  $t - x_i$ .

The result of shifting an execution is not necessarily an execution. The potential violation of the definition of execution is that a message may not be in the appropriate processor's *outbuf* variable when a deliver event occurs. This would occur if processors have been shifted relative to each other in such a way that a message is now delivered before it is sent. However, we can still make some claims about the message delays and hardware clocks concerning the result of shifting an execution.

**Lemma 6.14** Let  $\alpha$  be a timed execution with hardware clocks  $HC_i$ ,  $0 \le i \le n-1$ , and  $\vec{x}$  be a vector of n real numbers. In shift $(\alpha, \vec{x})$ :

- (a) the hardware clock of  $p_i$ ,  $HC'_i$ , is equal to  $HC_i x_i$ ,  $0 \le i \le n-1$ , and
- (b) every message from  $p_i$  to  $p_j$  has delay  $\delta x_i + x_j$ , where  $\delta$  is the delay of the message in  $\alpha$ ,  $0 \le i, j \le n 1$ .

**Proof.** Let  $\alpha' = \text{shift}(\alpha, \vec{x})$ .

- (a) Suppose  $p_i$ 's hardware clock reads T at real time t in  $\alpha$ , that is,  $HC_i(t) = T$ . By definition, in  $\alpha'$ ,  $p_i$ 's hardware clock reads T at real time  $t + x_i$ , that is,  $HC'_i(t+x_i) = T$ . Thus  $HC'_i(t+x_i) = HC_i(t)$ . Since hardware clocks have no drift,  $HC'_i(t+x_i)$  equals  $HC'_i(t) + x_i$ , and part (a) of the lemma follows.
- (b) Consider message m sent by  $p_i$  at real time  $t_s$  and received by  $p_j$  at real time  $t_r$  in  $\alpha$ . The delay of m in  $\alpha$  is  $\delta = t_r t_s$ . In  $\alpha'$ , the computation event of  $p_i$  that sends m occurs at  $t_s + x_i$  and the computation event of  $p_j$  that receives m occurs at  $t_r + x_j$ . Thus the delay of m in  $\alpha'$  is  $t_r + x_j (t_s + x_i) = \delta x_i + x_j$ , and part (b) of the lemma follows.

#### 6.3.2 The Clock Synchronization Problem

The clock synchronization problem requires processors to bring their clocks close together, by using communication among them. Because the hardware clocks are not under the control of the processors, we assume that each processor has a special state component  $adj_i$  that it can manipulate. The adjusted clock of  $p_i$  is a function of  $p_i$ 's hardware clock and state variable  $adj_i$ . During the process of synchronizing the clocks,  $p_i$  can change the value stored in  $adj_i$  and thus change the value of the adjusted clock.

Here we assume that hardware clocks do not drift, and hence the only compensation needed for each hardware clock is an (additive) offset. Thus the adjusted clock is defined to be the sum of the hardware clock and the current value of  $adj_i$ .


Given a timed execution, the adjusted clock of  $p_i$  can be represented as a function  $AC_i(t) = HC_i(t) + adj_i(t)$ , where  $adj_i(t)$  is the value of  $adj_i$  in the configuration immediately before the earliest event whose occurrence time is greater than t.

In the case hardware clocks have no drift, once synchronization is achieved, no further action is required. Thus the clock synchronization problem under the assumption of no drift is defined as follows:

**Definition 6.5 Achieving**  $\epsilon$ -Synchronized Clocks: In every admissible<sup>4</sup> timed execution, there exists real time  $t_f$  such that the algorithm has terminated by real time  $t_f$ , and, for all processors  $p_i$  and  $p_j$ , and all  $t \ge t_f$ ,  $|AC_i(t) - AC_j(t)| \le \epsilon$ .

This condition states that at any given real time t, the adjusted clock values are within some  $\epsilon$ , called the *skew*. Another way of looking at this is to measure how far apart in real time the clocks reach the same clock time T, called the *precision*.

<sup>&</sup>lt;sup>4</sup>A timed execution is admissible if clocks do not drift.



**Fig. 6.10** Relationship between skew and precision for clocks with no drift.

When clocks have no drift, these are equal. (See Fig. 6.10; the skew and precision are equal because both clock functions have slope 1.) Sometimes one viewpoint is more convenient than another.

The requirement that the algorithm terminates at some point, implying that no further changes are made to the *adj* variables, is important (see Exercise 6.9).

Throughout this section, we will assume that there exist nonnegative constants d and u,  $d \ge u$ , such that in every admissible timed execution, every message has delay within the interval [d-u,d]. The value u is the *uncertainty* in the message delay. Since the delay of a message is the time between the computation event that sends the message and the computation event when the recipient processes the message, this condition has implications for the frequency of deliver and computation events—namely, if  $p_i$  sends a message m to  $p_j$  at real time t, then a deliver event for m followed by a computation step for  $p_j$  must occur no later than time t+d and no sooner than time t+d-u.

It is possible to achieve clock synchronization when upper bounds on message delay are not known or do not exist, given an appropriately modified definition of clock synchronization. However, such algorithms are more complicated to analyze and cannot guarantee an upper bound on skew that holds for all executions (see Exercise 6.10).

#### 6.3.3 The Two Processors Case

To obtain some intuition about the clock synchronization problem, let us consider the simple case of two processors,  $p_0$  and  $p_1$ . The first idea is the following algorithm: Processor  $p_0$  sets  $adj_0$  to 0 and sends its current hardware clock value to processor  $p_1$ . On receiving the message with value T, processor  $p_1$  sets its adjusted clock to be T + (d - u) by setting  $adj_1$  equal to  $T + (d - u) - HC_1$ . (In this formula,  $HC_1$  indicates the current value of  $p_1$ 's hardware clock.)

The best-case performance of the algorithm is when  $p_0$ 's message actually has delay d-u, in which case the skew between the two processors' adjusted clocks is 0 (see Fig. 6.11(a)). On the other hand, the worst case of the algorithm is when the




Fig. 6.11 Clock synchronization for two processors.


message has delay d, because the adjustment is calculated assuming that the message was delayed only d - u time units. In this case, the skew is u (see Fig. 6.11(b)).

One might be tempted to calculate the adjustment assuming that the message was delayed d time units. However, in this case, the worst case of the algorithm happens when the message is delayed d-u time units, again giving a skew of u.

As indicated by these two examples, the difficulty of clock synchronization is the difference between the estimated delay used for calculating the adjustment and the actual delay. As we show below, it is best to estimate the delay as d-u/2. That is, on receiving the message with value T,  $p_1$  sets  $adj_1$  to be  $T+(d-u/2)-HC_1$ . The skew achieved by this algorithm is at most u/2, because if we consider an arbitrary execution of the algorithm, and let  $\delta$  be the delay of the message from  $p_0$  to  $p_1$ , then  $d-u \leq \delta \leq d$ . Therefore,  $|\delta-(d-u/2)| \leq u/2$ , which implies the bound (see Fig. 6.11(c)).

The last algorithm assumes that d and u are known to the algorithm. The same skew (u/2) can be achieved even if d and u are unknown; see Exercise 6.12.

We now argue that u/2 is the best skew that can be achieved in the worst case by a clock synchronization algorithm A for two processors  $p_0$  and  $p_1$ .



**Fig. 6.12** Executions used in the proof of the lower bound for two processors.

Let  $\alpha$  be an admissible timed execution of A in which the delay of messages from  $p_0$  to  $p_1$  is d-u and the delay of messages from  $p_1$  to  $p_0$  is d (see Fig. 6.12(a)). Because we assume that hardware clocks do not drift, neither do adjusted clocks after termination, and thus the skew between adjusted clocks does not change. Let  $AC_0$  and  $AC_1$  be the adjusted clocks at some time T after termination. Because the algorithm has skew  $\epsilon$ ,

$$AC_0 \ge AC_1 - \epsilon$$

Now consider  $\alpha' = \text{shift}(\alpha, \langle -u, 0 \rangle)$ , the result of shifting  $p_0$  earlier by u and not shifting  $p_1$  (see Fig. 6.12(b)). Note that  $\alpha'$  is an admissible timed execution, because all message delays are between d-u and d, by Lemma 6.14. By the same lemma, at time T in  $\alpha'$ , the adjusted clock of  $p_0$  is  $AC_0 + u$  whereas the adjusted clock of  $p_1$  remains  $AC_1$ . Because the algorithm has skew  $\epsilon$ ,

$$AC_1 \geq (AC_0 + u) - \epsilon$$

Putting these inequalities together, we get:

$$AC_0 > AC_0 + u - 2\epsilon$$

which after simple algebraic manipulation implies that  $\epsilon \geq u/2$ .

In Sections 6.3.4 and 6.3.5, we extend the above algorithm and lower bound to the general case of n processors, to show that the smallest skew that can be achieved is exactly  $u(1-\frac{1}{n})$ .

#### 6.3.4 An Upper Bound

Recall that we assume that processors are located at the nodes of a complete communication network. A very simple algorithm is to choose one of the processors as

**Algorithm 20** A clock synchronization algorithm for n processors: code for processor  $p_i$ ,  $0 \le i \le n-1$ .

initially diff[i] = 0

1: at first computation step:

2: send HC (current hardware clock value) to all other processors

3: upon receiving message T from some  $p_i$ :

4: diff[j] := T + d - u/2 - HC

5: if a message has been received from every other processor then

6:  $adj := \frac{1}{n} \sum_{k=0}^{n-1} diff[k]$ 

a *center*, and to apply the two-processor algorithm between any processor and the center. Because each processor is at most u/2 away from the clock of the center, it follows that the skew of this algorithm is u.

We next see that we can do slightly better: There is a clock synchronization algorithm with skew  $u(1-\frac{1}{n})$ . The pseudocode appears in Algorithm 20. Essentially, each processor computes an estimate of the average hardware clock value and adjusts its clock to that value.

**Theorem 6.15** Algorithm 20 achieves  $u(1-\frac{1}{n})$ -synchronization for n processors.

**Proof.** Consider any admissible timed execution of the algorithm. After  $p_i$  receives the message from  $p_j$ ,  $diff_i[j]$  holds  $p_i$ 's approximation of the difference between  $HC_j$  and  $HC_i$ . Because of the way  $diff_i[j]$  is calculated, the error in the approximation is plus or minus u/2. More formally:

**Lemma 6.16** For every time t after  $p_i$  sets  $diff_i[j]$ ,  $j \neq i$ ,  $diff_i[j](t) = HC_j(t) - HC_i(t) + err_{ji}$ , where  $err_{ji}$  is a constant with  $-u/2 \leq err_{ji} \leq u/2$ .

We now bound the difference between  $p_i$ 's and  $p_j$ 's adjusted clocks at any time t after the algorithm terminates. By the definition of the adjusted clocks,

$$|AC_i(t) - AC_j(t)| = \left| HC_i(t) + \frac{1}{n} \sum_{k=0}^{n-1} diff_i[k] - HC_j(t) - \frac{1}{n} \sum_{k=0}^{n-1} diff_j[k] \right|$$

After some algebraic manipulation, we obtain:

$$\frac{1}{n} \left| HC_i(t) - HC_j(t) + diff_i[i] - diff_j[i] + HC_i(t) - HC_j(t) + diff_i[j] - diff_j[j] \right|$$

$$+ \sum_{k=0, k \neq i, j}^{n-1} \left( HC_i(t) - HC_j(t) + diff_i[k] - diff_j[k] \right)$$

By laws of absolute value and the fact that  $diff_i[i] = diff_j[j] = 0$ , this expression is at most

$$\frac{1}{n} \left( \left| HC_j(t) - HC_i(t) + diff_j[i] \right| + \left| HC_i(t) - HC_j(t) + diff_i[j] \right| \right)$$

$$+\sum_{k=0,k\neq i,j}^{n-1}\left|HC_i(t)-HC_j(t)+diff_i[k]-diff_j[k]\right|\right)$$

The first term corresponds to the difference between  $p_i$ 's knowledge of its own clock and  $p_j$ 's estimate of  $p_i$ 's clock. The second term corresponds to the difference between  $p_j$ 's knowledge of its own clock and  $p_i$ 's estimate of  $p_j$ 's clock. Each of the remaining n-2 terms corresponds to the difference between  $p_i$ 's estimate of  $p_k$ 's clock and  $p_j$ 's estimate of  $p_k$ 's clock.

By Lemma 6.16, the first term is equal to  $|err_{ij}|$ , which is at most u/2, and the second term is equal to  $|err_{ji}|$ , which is also at most u/2. Each of the remaining n-2 terms,  $|HC_i(t)-HC_j(t)+diff_i[k]-diff_j[k]|$ , is equal to

$$|HC_i(t) - HC_j(t) + HC_k(t) - HC_i(t) + err_{ki} - HC_k(t) + HC_j(t) - err_{kj}|$$

All the terms other than  $err_{ki}$  and  $err_{kj}$  cancel, leaving a quantity that is at most u/2 + u/2 = u.

Thus the overall expression is at most  $\frac{1}{n}(\frac{u}{2} + \frac{u}{2} + (n-2)u) = u(1-\frac{1}{n})$ .

#### 6.3.5 A Lower Bound

We now show that  $u(1-\frac{1}{n})$  is the best skew that can be achieved by a clock synchronization algorithm for n processors connected by a complete communication network, where u is the uncertainty in the message delay.

**Theorem 6.17** For every algorithm that achieves  $\epsilon$ -synchronized clocks,  $\epsilon$  is at least  $u(1-\frac{1}{n})$ .

**Proof.** Consider any clock synchronization algorithm A. Let  $\alpha$  be an admissible timed execution of A with hardware clocks  $HC_i$ ,  $0 \le i \le n-1$ , and the following (fixed) message delays. For two processors  $p_i$  and  $p_j$ , i < j:

- The delay of every message from  $p_i$  to  $p_j$  is exactly d-u.
- The delay of every message from  $p_j$  to  $p_i$  is exactly d.

(See Fig. 6.13.)

Let  $AC_i$ ,  $0 \le i \le n-1$ , be the adjusted clocks in  $\alpha$  after termination. Pick any time t after termination.

**Lemma 6.18** For each k,  $1 \le k \le n-1$ ,  $AC_{k-1}(t) \le AC_k(t) - u + \epsilon$ .

**Proof.** Pick any k,  $1 \le k \le n-1$ . Define  $\alpha' = \text{shift}(\alpha, \vec{x})$ , where  $x_i = -u$  if  $0 \le i \le k-1$  and  $x_i = 0$  if  $k \le i \le n-1$  (see Figure 6.13).

By Lemma 6.14, the message delays in  $\alpha'$  are as follows. Consider two processors  $p_i$  and  $p_j$  with i < j. If  $j \le k - 1$  or  $k \le i$ , then the delays from  $p_i$  to  $p_j$  are d - u and the delays from  $p_j$  to  $p_i$  are d. Otherwise, when  $i \le k - 1 < j$ , the delays from  $p_i$  to  $p_j$  are d and the delays from  $p_j$  to  $p_i$  are d - u.



**Fig. 6.13** Illustration for Theorem 6.17: executions  $\alpha$  (left) and  $\alpha'$  (right).

Thus  $\alpha'$  is admissible and the algorithm must work correctly in it; in particular, it must achieve  $\epsilon$ -synchronized clocks. Since processors are shifted earlier in real time, t is also after termination in  $\alpha'$ . Thus  $AC'_{k-1}(t) \leq AC'_k(t) + \epsilon$ .

By Lemma 6.14, 
$$AC'_{k-1}(t) = AC_{k-1}(t) + u$$
 and  $AC'_k(t) = AC_k(t)$ .  
Putting all the pieces together gives  $AC_{k-1}(t) \le AC_k(t) - u + \epsilon$ .

Since A is presumed to achieve  $\epsilon$ -synchronized clocks,  $AC_{n-1}(t) \leq AC_0(t) + \epsilon$ . We apply the lemma repeatedly to finish the proof, as follows.

$$AC_{n-1}(t) \leq AC_0(t) + \epsilon$$

$$\leq AC_1(t) - u + 2\epsilon$$

$$\leq AC_2(t) - 2u + 3\epsilon$$

$$\leq \dots$$

$$\leq AC_{n-1}(t) - (n-1)u + n\epsilon$$

Thus 
$$\epsilon \geq u(1-\frac{1}{n})$$
.

#### 6.3.6 Practical Clock Synchronization: Estimating Clock Differences

Measurements of actual message delays in networks indicate that they are not uniformly distributed between a minimum and a maximum value. Instead, the distribution typically has a spike close to the minimum and then a long tail going toward infinity. One consequence is that there is not a well-defined maximum delay — delays can be arbitrarily large if we are sufficiently unlucky. However, as the probability of very large delays is very small, often this problem is dealt with by assuming some upper bound on delay that captures a large enough fraction of the messages, and any message that arrives later than that is treated as a lost message.

When mapping this reality to the abstract model presented earlier in this section, d-u represents the minimum delay and d the assumed upper bound. Thus d is used as a "timeout parameter" and can trigger some action to be taken when a message is viewed as lost.

However, when d is chosen to be very large, most messages take significantly less time than d to reach their destination. Algorithms such as Algorithm 20 that assume that message delays are d - u/2 are thus massively overestimating the delay, which

causes the resulting skew to be quite large. In other words, it is inappropriate to use the timeout interval to approximate delays of messages in the clock synchronization algorithm.

A more clever approach is to take advantage of the smaller delays that occur most of the time in practice to get improved performance for clock synchronization. To expand on this idea, let's consider a primitive that is popular in many clock synchronization algorithms: having one processor estimate the difference between its clock and that of another processor.

In Algorithm 20, processor  $p_j$  sends its current clock value to processor  $p_i$  and then  $p_i$  calculates the difference assuming that this message was in transit for d-u/2 time. Note that  $p_j$  just sends the message on its own initiative, not in response to something that  $p_i$  does. The resulting error in the estimate is at most u/2, and when d, the maximum delay, is much larger than the minimum delay d-u, this error is approximately d/2, which is still large.

An alternative is to have  $p_i$  send a query message to  $p_j$ , which  $p_j$  answers immediately with its current clock value. When  $p_j$  receives the response, it calculates the round-trip time of this pair of messages and assumes that each message took half the time. If the round-trip time is significantly less than 2d, we have a much better clock estimate, as we now explain. Suppose the round-trip time is 2d', where  $d' \ll d$ . The error is at most half of d' - (d - u), or u/2 - (d - d')/2, which is less than d'/2 and much less than d/2.

Note, though, that double the number of messages are required for the latter method.

What if you want to guarantee, at least with high probability, that you get a good estimate? A processor can repeatedly initiate the query-response until one occurs with a sufficiently small round-trip delay. The expected number of times that a processor will need to do so depends on the desired probability of success, the desired bound on the error, and the distribution on the message delay.

Now consider what processors can do with the improved clock difference estimates. Assume that the response to a query requires no local processing time (Exercise 6.12 addresses how to relax this assumption). The two-processor algorithm from Section 6.3.3 can be modified so that  $p_1$  sends a query to  $p_0$  when its hardware clock reads  $T_s$ . In response,  $p_0$  sets  $adj_0$  to 0 and sends the current value T of its hardware clock back to  $p_1$ . When  $p_1$  gets the response T, at hardware clock time  $T_r$ , it sets its adjustment variable to  $T + \frac{1}{2}(T_r - T_s) - HC_1$ . When the round-trip delay of the query-response pair is d', the resulting worst-case skew is u/2 - (d - d')/2, which contrasts with the worst-case skew of u/2 for the original algorithm. The difference is significant if  $d' \ll d$ .

#### **Exercises**

- **6.1** Consider the execution in Figure 6.14.
  - (a) Assign logical timestamps to the events.




Fig. 6.14 Execution for Exercise 6.1.

- (b) Assign vector timestamps to the events.
- **6.2** Suggest improvements in the message complexity of vector clocks.
- **6.3** Extend the notion of a causal shuffle and prove Lemmas 6.1 and 6.2 for the shared memory model.
- **6.4** Prove that there is no loss of generality in assuming that at each computation event a processor receives exactly one message.
- **6.5** Prove that there is a unique maximal consistent cut preceding any given cut.
- **6.6** Prove that the algorithm for finding a maximal consistent cut is correct.
- **6.7** Modify the snapshot algorithm to record the channel states as well as the processor states. Prove that your algorithm is correct.
- **6.8** In the proof of Theorem 6.11, verify that  $\gamma'$  is a causal shuffle of  $\gamma$ .
- **6.9** Show that if the requirement of termination is dropped from the definition of achieving clock synchronization, a skew of 0 is obtainable.

*Hint:* The adjusted clocks in this scheme are not very useful.

- **6.10** Devise an algorithm to synchronize clocks when there is no upper bound on message delays.
- **6.11** Suppose we have a distributed system whose topology is a tree instead of a clique. Assume the message delay on every link is in the range [d u, d]. What is the tight bound on the skew obtainable in this case?
- **6.12** Explain how a processor can calculate the round-trip delay of a query-response message pair when an arbitrary amount of time can elapse between the receipt of the query and the sending of the response.
- **6.13** Modify Algorithm 20 for synchronizing the clocks of *n* processors to use the improved clock difference estimation technique in Section 6.3.6.
  - Analyze the worst-case skew achieved by your algorithm when the maximum message delay is some  $d' \ll d$ .

**6.14** Suppose that  $p_0$  has access to some external source of time, so that its adjusted clock can be considered correct and should not be altered. How can the two-processor algorithm from Section 6.3.3 be modified so that  $p_1$  can synchronize its clock as closely as possible to that of  $p_0$ ?

#### **Chapter Notes**

The first part of this chapter concentrated on the notion of causal influence between events. The happens-before relation was defined by Lamport [155], as was the algorithm for logical timestamps. Vector timestamps were defined independently by Mattern [181] and by Fidge [106]. The first applications of vectors to capture causality were for distributed database management, for example, by Strom and Yemini [247]. The lower bound on the size of vector timestamps is due to Charron-Bost [72]. Schwarz and Mattern describe several implementations and uses of logical and vector clocks in their exposition of causality and non-causality [239].

The happens-before relation is used widely in the theory and practice of distributed systems; we presented only two of its applications. Johnson and Zwaenepoel [145] proved that there is a unique maximal consistent cut below another cut (Exercise 6.5). The algorithm for finding a maximal consistent cut is from Sistla and Welch [244], who used it for crash recovery with independent logging; here, the input  $\vec{k}$  contains log information provided by the processors.

The algorithm for taking a consistent snapshot (Algorithm 19) is due to Chandy and Lamport [69]. Distributed snapshots can be used to solve several problems including termination detection, scheduling, and detection of stable properties. For more information about distributed snapshots, see the papers of Chandy [68] and Lai and Yang [152], as well as the chapter by Babaoglu and Marzullo [42]. Distributed snapshots are related to the problem of taking an atomic snapshot of shared memory, which will be studied in Chapter 10.

Another important application of logical time is for debugging (using nonstable predicates), see, for example, the work of Garg and Waldecker [121]; additional applications are discussed by Mattern [181] and Morgan [191].

The results for the session problem (Section 6.2.2) are based on results of Arjomandi, Fischer, and Lynch [19] and Attiya and Mavronicolas [30].

The second part of the chapter was dedicated to clock synchronization in the no drift case (Section 6.3); our exposition is based on the results of Lundelius and Lynch [174]. Their results concern only a complete network with the same uncertainty bounds for all communication links; arbitrary topologies and arbitrary uncertainties (as well as the situation in Exercise 6.11) were investigated by Halpern, Megiddo, and Munshi [130]. The case when uncertainties are unknown or unbounded was considered by Attiya, Herzberg, and Rajsbaum [29] and Patt-Shamir and Rajsbaum [206]. Lamport [155] describes and analyzes an algorithm that tolerates drift.

Chapter 13 discusses the problem of synchronizing clocks in the presence of failures and drift.

Our definition of the clock synchronization problem only requires the adjusted clocks to be close *to each other*; this is known as *internal* clock synchronization. *External clock synchronization* requires that the adjusted clocks to be close to *real time*; external clock synchronization can be achieved only if there are sources for measuring the real time.

Practical network protocols for clock synchronization, especially Mills' *Network Time Protocol* (NTP) [186] rely on having access to a reliable and accurate time source, such as a Global Positioning System satellite; these protocols achieve external clock synchronization. Mills' paper [186] contains the solution to Exercise 6.14. The time sampling algorithm described in Section 6.3.6 was suggested by Cristian [87]. His paper expands on this idea, handling the case when clocks drift, and describes a time service that tolerates failures of processes, clocks, and communication.

Yang and Marsland edited a collection of papers on global states and time in distributed systems [263]; some of the papers mentioned above appear in this collection.

# Part II Simulations

Copyright © 2004 John Wiley & Sons, Inc. ISBN: 0-471-45324-2

# A Formal Model for Simulations

In the remainder of the book, we will be studying tools and abstractions for simplifying the design of distributed algorithms. To put this work on a formal footing, we need to modify our model to handle specifications and implementations in a more general manner.

#### 7.1 PROBLEM SPECIFICATIONS

There are various approaches to specifying a problem to be solved. So far in this book, we have taken a relatively ad hoc approach, which has served us adequately, because we have been discussing particular problems, for example, leader election, mutual exclusion, and consensus. In this ad hoc approach, we have put conditions on the states of the processors as they relate to each other and to the initial states.

Now we wish to specify problems more generally, so that we can talk about system simulations and algorithms for arbitrary problems. Instead of looking inside an algorithm, we will focus on the interface between an algorithm (equivalently, the processors) and the external world.

Formally, a problem specification  $\mathcal{P}$  is a set of inputs  $in(\mathcal{P})$ , a set of outputs  $out(\mathcal{P})$ , and a set of allowable sequences  $seq(\mathcal{P})$  of inputs and outputs;  $in(\mathcal{P})$  and  $out(\mathcal{P})$  form the interface for  $\mathcal{P}$ . Each input or output has a name and may have some data associated with it as a parameter. These are how the processors communicate with the external world, that is, with the users of the algorithm. Inputs come in to the processor from the external world, and outputs go out from the processor to the external world. The sequences specify the allowed interleavings of inputs and

outputs. Thus a problem is specified at the interface between the algorithm and the external world. A problem specification might impose certain constraints on the inputs, meaning that the users must use the system "properly."

For example, the mutual exclusion problem for n processors can be specified as follows. The inputs are  $T_i$  and  $E_i$ ,  $0 \le i \le n-1$ , where  $T_i$  indicates that the ith user wishes to try to enter the critical section and  $E_i$  indicates that the ith user wishes to exit the critical section. The outputs are  $C_i$  and  $R_i$ ,  $0 \le i \le n-1$ , where  $C_i$  indicates that the ith user may now enter the critical section and  $R_i$  indicates that the ith user may now enter the remainder section. A sequence  $\alpha$  of these inputs and outputs is in the set of allowable sequences if and only if, for each i,

- 1.  $\alpha | i$  cycles through  $T_i, C_i, E_i, R_i$  in that order, and
- 2. Whenever  $C_i$  occurs, the most recent preceding input or output for any other j is not  $C_j$

Condition 1 states that the user and the algorithm interact properly with each other. Note that condition 1 imposes some constraints on the user to behave "properly." Condition 2 states that no two users are simultaneously in the critical section. Specifying the no-lockout and no-deadlock versions of the mutual exclusion problem is left as an exercise (Exercise 7.1).

#### 7.2 COMMUNICATION SYSTEMS

The formal model used in Part I of this book explicitly modeled the communication systems—with *inbuf* and *outbuf* state components and deliver events for message passing and with explicit shared variables as part of the configurations for shared memory.

In this part of the book, our focus is on how to provide such communication mechanisms in software, via simulations. Thus we no longer explicitly model message channels or shared variables. Instead we have a *communication system* that is interposed between the processors. Processors communicate with each other via the communication system. The communication system will be different in different situations; for instance, it has a different interface for message passing (sends and receives) than it does for shared memory (invocations and responses on shared objects), and it provides different ordering guarantees under different synchrony assumptions. It even provides different guarantees on the contents of messages, depending on the failure assumptions being made.

We will be studying how to simulate certain kinds of communication systems out of weaker ones; in particular, how to implement broadcasts in message passing (Chapter 8), how to implement shared objects either out of message passing (Chapters 9 and 10) or out of other shared objects (Chapters 10 and 15), how to implement stronger synchrony guarantees (Chapter 11), and how to implement more benign failures (Chapter 12).

Next we describe two kinds of (failure-free) asynchronous message-passing systems, one with point-to-point communication and the other with broadcast communication, by giving a problem specification for each one. At relevant points later in the book, as needed, we will provide problem specifications for shared memory, other synchrony requirements, and various failure modes.

#### 7.2.1 Asynchronous Point-to-Point Message Passing

The interface to an asynchronous point-to-point message-passing system is with two types of events:

- send<sub>i</sub>(M): an input event of the message-passing system, on behalf of processor  $p_i$ , that sends a (possibly empty) set M of messages. Each message includes an indication of the sender and recipient, there is at most one message for each recipient, and the sender-recipient pairs must be compatible with the assumed topology of the underlying system.
- $recv_i(M)$ : an output event of the message-passing system, on behalf of processor  $p_i$ , in which the (possibly empty) set M of messages is received. Each message in M must have  $p_i$  as its recipient.

The set of allowable sequences of inputs and outputs consists of every sequence satisfying the following. There exists a mapping  $\kappa$  from the set of messages appearing in all the  $\mathrm{recv}_i(M)$  events, for all i, to the set of messages appearing in  $\mathrm{send}_i(M)$  events, for all i, such that each message m in a recv event is mapped to a message with the same content appearing in an earlier send event, and

Integrity:  $\kappa$  is well-defined. That is, every message received was previously sent—no message is received "out of thin air." This implies there is no corruption of messages.

*No Duplicates:*  $\kappa$  is one-to-one. That is, no message is received more than once.

Liveness:  $\kappa$  is onto. That is, every message that is sent is received. This means there is no omission of messages.

These properties will be modified later when failures are considered.

#### 7.2.2 Asynchronous Broadcast

Here we describe a system supporting generic broadcast communication. In Chapter 8 we define broadcasts with different service qualities.

The interface to a basic asynchronous broadcast service is with two types of events:

bc-send<sub>i</sub>(m): An input event of the broadcast service, on behalf of processor  $p_i$ , that sends a message m to all processors.

bc-recv<sub>i</sub>(m, j): An output event of the broadcast service, on behalf of processor  $p_i$ , that receives the message m previously broadcast by  $p_i$ .

The set of allowable sequences of inputs and outputs consists of every sequence satisfying the following. There exists a mapping  $\kappa$  from each bc-recv<sub>i</sub>(m,j) event to an earlier bc-send<sub>i</sub>(m) event, with the following properties:

Integrity:  $\kappa$  is well-defined. That is, every message received was previously sent—no message is received "out of thin air."

No Duplicates: For each processor  $p_i$ ,  $0 \le i \le n-1$ , the restriction of  $\kappa$  to bc-recv<sub>i</sub> events is one-to-one. That is, no message is received more than once at any single processor.

Liveness: For each processor  $p_i$ ,  $0 \le i \le n-1$ , the restriction of  $\kappa$  to bc-recv<sub>i</sub> events is onto. That is, every message that is sent is received at every processor.

As in the point-to-point case, these properties will be modified later when failures are considered.

#### 7.3 PROCESSES

To simulate one kind of system out of another, there will be a piece of code running on each processor that implements the desired communication system. Thus it is no longer accurate to identify "the algorithm" with the processor, because there will be multiple processes running on each processor. For instance, there could be a process corresponding to an algorithm that uses the asynchronous broadcast system and a process corresponding to an algorithm that simulates the asynchronous broadcast system on top of the asynchronous point-to-point message-passing system.

We present a relatively restricted form of algorithm composition, which is sufficient for our needs in this book. We assume an ordering of processes, forming a "stack of protocols", as shown in Figure 7.1 (a). The environment, or external world, is the user (either human or software) of the system we are explicitly modeling. The communication system is the black-box entity through which the nodes ultimately communicate; its implementation is currently not of interest. Each layer in the stack communicates with the layer above through what it views as inputs and outputs to the external world. Likewise, each process uses communication primitives to interact with the layer beneath it, as if it were communicating directly with some underlying communication system. Only the top process actually communicates with the external world, and only the bottom process actually interacts with the communication system.

An input coming in either from the external world or from the communication system triggers the processes on a node to take a series of steps. For example, suppose we have a stack of processes, all of which use a message-passing paradigm for communication, and an input occurs at the top layer process. That process takes in the input and in response does a send. The next process down in the stack takes




Fig. 7.1 The layered model (a) and sample propagation of events (b).

in the send as its input and does a send to the process below it. Eventually we get to whatever we are considering as the "real" communication system in this view (see Fig. 7.1 (b)).

All the events on a node that are triggered, either directly or indirectly, by one input event happen atomically with respect to events on other nodes. Thus local processing time is not taken into account. The rationale for this restriction is that studies of distributed systems are primarily concerned with the time for communication between physically dispersed nodes, not the time for local computation and intranode communication, which is generally negligible in comparison.

We now proceed in more detail.

A system consists of a collection of n processors (or nodes),  $p_0$  through  $p_{n-1}$ , a communication system C linking the nodes, and the environment E.

The environment  $\mathcal{E}$  and the communication system  $\mathcal{C}$  are not explicitly modeled as processes. Instead, they are given as problem specifications, which impose conditions on their behavior. The reason is that we want to be as general as possible and allow all possible implementations of the environment and communication system that satisfy the specification.

A node is a hardware notion. Running on each node are one or more (software) processes. We restrict our attention to the situation in which the processes are organized into a single stack of layers and there are the same number of layers on each node. Each layer communicates with the layer above it and the layer below it. The bottom layer communicates with the communication system, and the top layer communicates with the environment.




Fig. 7.2 Events at a process.

Each process is modeled as an automaton. It has a (possibly infinite) set of states, including a subset of initial states. Transitions between the states are triggered by the occurrence of events of the process. The process has four kinds of events (see Fig. 7.2):

- 1. Inputs coming in from the layer above (or the environment, if this is the top layer)
- 2. Outputs going out to the layer above
- 3. Inputs coming in from the layer below (or the communication system, if this is the bottom layer)
- 4. Outputs going out to the layer below

Events of type 1 and 2 form the *top interface* of the process, and events of type 3 and 4 form the *bottom interface* of the process.

An event is said to be *enabled* in a state of a process if there is a transition from that state labeled with that event. An event that is an *input* for a process is one over which the process has no control; formally, an input must be enabled in every state of the process. A process has control over the occurrence of an *output* event; the transition function encodes when the output can occur. Events are shared by processes; an output from one layer is an input to an adjacent layer.

Inputs from the environment and from the communication system are called *node inputs*. In asynchronous systems, we require that the processes on a single node interact in such a way that only a finite number of events (other than node inputs) are directly or indirectly enabled in response to any single node input. Each node input can cause some (finite number of) events to be enabled on that node; when each of those occurs it can cause some other events to be enabled; etc. Eventually, though, all this activity must die down. No constraints are put on the order in which enabled events must occur in the node.

A *configuration* of the system specifies a state for every process on every node. Note that, unlike the definition of configuration in the model of Part I, now a configuration does not include the state of the communication system. An *initial* configuration contains all initial states.

An execution of the system is a sequence  $C_0\phi_1C_1\phi_2C_2...$  of alternating configurations  $C_i$  and events  $\phi_i$ , beginning with a configuration and, if it is finite, ending with a configuration, that satisfies the following conditions.

- 1. Configuration  $C_0$  is an initial configuration.
- 2. For each  $i \geq 1$ , event  $\phi_i$  is enabled in configuration  $C_{i-1}$  and configuration  $C_i$  is the result of  $\phi_i$  acting on  $C_{i-1}$ . In more detail, every state component is the same in  $C_i$  as it is in  $C_{i-1}$ , except for the (at most two) processes for which  $\phi_i$  is an event. The state components for those processes change according to the transition functions of those processes.
- 3. For each  $i \ge 1$ , if event  $\phi_i$  is not a node input, then i > 1 and it is on the same node as event  $\phi_{i-1}$ . Thus the first event must be a node input, and every event that is not a node input must immediately follow some other event on the same node.
- 4. For each  $i \geq 1$ , if event  $\phi_i$  is a node input, then no event (other than a node input) is enabled in  $C_{i-1}$ . Thus a node input does not occur until all the other events have "played out" and no more are enabled.

The last two conditions specify atomicity with respect to the events on different nodes. A node is triggered into action by the occurrence of an input, either from the environment or from the communication system. The trigger causes a chain reaction of events at the same node, and this chain reaction occurs atomically until no more events are enabled, other than node inputs.

The *schedule* of an execution is the sequence of events in the execution, without the configurations.


Given execution  $\alpha$ , we denote by  $top(\alpha)$  (respectively,  $bot(\alpha)$ ) the restriction of the schedule of  $\alpha$  to the events of the top (respectively, bottom) interface of the top (respectively, bottom) layer.

#### 7.4 ADMISSIBILITY

We will only require proper behavior of the system when the communication system and the environment behave "properly." These situations are captured as "admissibility" conditions on executions. Only admissible executions will be required to be correct.

An execution is *fair* if every event, other than a node input, that is continuously enabled eventually occurs. Fairness makes sure that the execution does not halt prematurely, while there is still a step to be taken.

An execution  $\alpha$  is user compliant for problem specification  $\mathcal{P}$  if, informally speaking, the environment satisfies the input constraints of  $\mathcal{P}$  (if any). More formally, for every prefix  $\alpha' \phi$  of  $\alpha$ , where  $\phi$  is an input from the environment, if  $\alpha'$  is a prefix of some element of  $seq(\mathcal{P})$ , then so is  $\alpha' \phi$ . The details of the input constraints will naturally vary depending on the particular problem. For instance, in the mutual



**Fig. 7.3** Simulating  $C_2$  from  $C_1$ .

exclusion problem specification the environment at a node should only indicate that it is ready to leave the critical section if it is currently in the critical section.

An execution  $\alpha$  is *correct for communication system*  $\mathcal{C}$  if  $bot(\alpha)$  is an element of  $seq(\mathcal{C})$ . This condition states that the communication system is correct, according to the problem specification of  $\mathcal{C}$ .

Finally, we define an execution to be  $(\mathcal{P}, \mathcal{C})$ -admissible if it is fair, user compliant for problem specification  $\mathcal{P}$ , and correct for communication system  $\mathcal{C}$ . When  $\mathcal{P}$  and  $\mathcal{C}$  are clear from context, we simply say "admissible." Although the details of this definition of "admissible" are different than our usage of the word in Part I, the spirit is the same; admissibility captures the extra conditions over and above the basic conditions required of executions.

#### 7.5 SIMULATIONS

We can now state our formal definitions of one system simulating another system.

Communication system  $C_1$  globally simulates (or simply simulates) communication system  $C_2$  if there exists a collection of processes, one for each node, called Sim (the simulation program) that satisfies the following.

- 1. The top interface of Sim is the interface of  $C_2$ .
- 2. The bottom interface of Sim is the interface of  $C_1$ .
- 3. For every  $(C_2, C_1)$ -admissible execution  $\alpha$  of Sim, there exists a sequence  $\sigma$  in  $seq(C_2)$  such that  $\sigma = top(\alpha)$ .

In other words, running the simulation on top of communication system  $C_1$  produces the same appearance to the environment as does communication system  $C_2$  (see Fig. 7.3).

We sometimes need a weaker definition of simulation, in which the users at individual nodes cannot tell the difference between running directly on system  $C_2$  and running on top of a simulation that itself is running on top of system  $C_1$ , but an external observer, who can tell in what order events occur at different nodes, can tell the difference. This is called *local simulation*. To define it precisely, we first define weaker notions of user compliance and admissibility.

An execution  $\alpha$  is locally user compliant for problem specification  $\mathcal{P}$  if, informally speaking, the environment satisfies the input constraints of  $\mathcal{P}$  on a per node basis, but not necessarily globally. More formally, for every prefix  $\alpha'\phi$  of  $\alpha$ , where  $\phi$  is an input from the environment, if there exists  $\sigma'$  in  $seq(\mathcal{P})$  such that if  $\alpha'|i$  is a prefix of  $\sigma'|i$ , for all i, then there exists  $\sigma$  in  $seq(\mathcal{P})$  such that  $\alpha'\phi|i$  is a prefix of  $\sigma|i$ , for all i.

An execution is  $(\mathcal{P}, \mathcal{C})$ -locally-admissible if it is fair, locally user compliant for  $\mathcal{P}$ , and correct for the communication system  $\mathcal{C}$ .

The definition of local simulation is the same as global simulation except that condition 3 becomes:

3'. For every  $(C_2, C_1)$ -locally-admissible execution  $\alpha$  of Sim, there exists a sequence  $\sigma$  in  $seq(C_2)$  such that  $\sigma|i=top(\alpha)|i$  for all  $i, 0 \le i \le n-1$ .

#### 7.6 PSEUDOCODE CONVENTIONS

The pseudocode description of an asynchronous message-passing algorithm will consist of a list of input and output events. Each list element will begin with the name of the event and include the changes to the local state that result from the occurrence of the event; the changes will be described in typical sequential pseudocode.

Besides local state changes, the occurrence of an event causes zero or more outputs to become enabled. Most of the time, this will be indicated by simply stating "enable output X." Occasionally it is more convenient to list the conditions under which an output is enabled together with the local state changes caused by its occurrence; this is usually the case when the enabling conditions are somewhat involved.

If the result of an occurrence of an output event is simply to disable it, that is, no (additional) local state changes are made, then we will not include a separate list element for that output.

Recall that in the asynchronous systems, the order in which the enabled outputs occur in an execution is immaterial, as long as the proper atomicity for events on the same node is maintained.

#### **Exercises**

- **7.1** Using the model presented in this chapter, specify the no deadlock and no lockout versions of the mutual exclusion problem.
- 7.2 Prove that global simulation implies local simulation.
- 7.3 Prove that global simulation is transitive, that is, if A globally simulates B, and B globally simulates C, then A globally simulates C.

Is the same true of local simulation?

#### **Chapter Notes**

The formal model presented in this chapter is a special case of the input-output automaton (IOA) model of Lynch and Tuttle [177]. The IOA model is a very general model for describing entities that interact asynchronously through inputs and outputs. We have used IOA as an "assembly language" to describe layered systems. The first two conditions on the definition of execution are the conditions for being an execution in the IOA model. However, we have restricted our attention to a subset of executions that also satisfy the node atomicity property, with the last two conditions. Our motivation for doing so was to have a (relatively) unified treatment of both asynchronous and synchronous models; our definitions for the synchronous model appear in Chapters 11 and 12. The IOA model treats composition and fairness more generally and provides support for a number of verification methods, in particular, hierarchical proofs of correctness. Chapter 8 of the book by Lynch [175] contains additional references concerning the IOA model.

Layering is the technique that allows system designers to control the complexity of building large-scale systems. In particular, layering in communication systems is exemplified by the International Standards Organization's Open Systems Interconnection Reference Model for computer networks (cf. [251]).

Although the specification of broadcast presented here results in a message being received by all the processors, the actual topology of the system need not be a clique. Typically the broadcast will be running on top of a *network layer protocol*, which takes care of routing messages over paths of point-to-point channels for any topology (again, cf. [251]).

Copyright © 2004 John Wiley & Sons, Inc. ISBN: 0-471-45324-2

8

## Broadcast and Multicast

In this chapter, we discuss one of the most important abstractions for designing distributed programs: communication primitives that provide broadcast and multicast with powerful semantics.

Previously, when addressing the message passing model, we assumed that processors communicate over point-to-point links, which provides *one-to-one* communication, that is, one processor sends a message on an incident link to a single other processor. However, in many cases, it is useful to send a message to several processors at the same time. Such a facility provides *one-to-all* or *one-to-many* communication, by having a *broadcast* or a *multicast* step, in which a processor sends a message either to all or to a number of processors.

Broadcast and multicast can easily be simulated by sending a number of point-to-point messages; furthermore, in certain systems, based on local area networks, the low-level communication layer provides broadcast or multicast primitives of this kind. Yet, in both cases, there is no guarantee regarding *ordering*, because messages are not necessarily received in the same order. Similarly, there is no guarantee regarding *reliability*, because failures might cause processors to receive different sets of messages.

This chapter formalizes several ordering and reliability requirements, and shows how to provide them. The first part of the chapter addresses broadcast services, which support one-to-all communication with guarantees about ordering and reliability of messages. Then we address multicast services, which provide one-to-many communication.

#### 8.1 SPECIFICATION OF BROADCAST SERVICES

In this section, we define various broadcast services. We begin with the basic definitions. We then describe three different ordering properties that can be provided, and we finish with a definition of fault tolerance.

#### 8.1.1 The Basic Service Specification

A broadcast service can support various properties specified, for example, by the type of ordering and by the degree of fault tolerance they provide. These properties together form the *quality of service* provided by the broadcast; several such properties are specified in Section 8.1.2. To specify the quality of service, the interface to the basic broadcast service from Chapter 7 is modified:

bc-send<sub>i</sub>(m, qos): An input event of processor  $p_i$ , which sends a message m to all processors, containing an indication of the sender; qos is a parameter describing the quality of service required.

bc-recv<sub>i</sub>(m, j, qos): An output event in which processor  $p_i$  receives the message m previously broadcast by  $p_j$ ; qos, as above, describes the quality of service provided.

A broadcast message is also received at the sender itself. Note that the bc-send and bc-recv operations do not block, that is, the bc-send operation does not wait for the message to be received at all processors, and the bc-recv operation works in interrupt mode.

These procedures for a particular quality of service (say, X) are transparently implemented on top of some low-level communication system that provides another, usually weaker, quality of service (say, Y). The type of the low-level communication system is unimportant in the specification of the broadcast, although it can influence the design of the implementation. For each processor, there is a piece of code that, by communicating with its counterparts on other nodes using the low-level communication system, provides the desired quality of service.

As defined in Section 7.2.2, the basic broadcast service specification for n processors consists of sequences of bc-send<sub>i</sub> and bc-recv<sub>i</sub> events,  $0 \le i \le n-1$ . In these sequences, each bc-recv<sub>i</sub>(m,j,basic) event is mapped to an earlier bc-send<sub>j</sub>(m,basic) event, every message received was previously sent (Integrity), and every message that is sent is received once (Liveness) and only once (No Duplicates) at every processor.

The Liveness property is a strong one. When we consider the possibility of failures later, we will weaken the Liveness property.

<sup>&</sup>lt;sup>1</sup>There can be several user processes on the same processor requiring broadcast communication; typically, a single *daemon* process interacts on behalf of all user processes with the low-level communication system. Keeping with the terminology used earlier in this book, we refer to this daemon as a *processor*.

#### 8.1.2 Broadcast Service Qualities

Broadcast properties can be organized along two axes:

Ordering: Do processors see all messages in the same order or just see the messages from a single processor in the order they were sent? Does the order in which messages are received by the broadcast service preserve the happens-before relation?

Reliability: Do all processors see the same set of messages even if failures occur in the underlying system? Do all processors see all the messages broadcast by a nonfaulty processor?

We next explore these two axes separately.

**8.1.2.1 Ordering** We consider three popular ordering requirements. The first one requires the ordering of all messages sent by the same processor. The second one requires the ordering of all messages, irrespective of sender. The final one requires the ordering of messages that are causally related.

A single-source FIFO (ssf) broadcast service is specified by further constraining the set of sequences defining the basic broadcast service. Using the mapping  $\kappa$  to disambiguate messages with the same content, we require that sequences of bc-send and bc-recv events also satisfy:<sup>2</sup>

Single-Source FIFO: For all messages  $m_1$  and  $m_2$  and all processors  $p_i$  and  $p_j$ , if  $p_i$  sends  $m_1$  before it sends  $m_2$ , then  $m_2$  is not received at  $p_j$  before  $m_1$  is.

A totally ordered (to) broadcast service is specified by further constraining the set of sequences defining the basic broadcast service. Each sequence of bc-send and bc-recv events must also satisfy:

Totally Ordered: For all messages  $m_1$  and  $m_2$  and all processors  $p_i$  and  $p_j$ , if  $m_1$  is received at  $p_i$  before  $m_2$  is, then  $m_2$  is not received at  $p_j$  before  $m_1$  is.

Before defining the next ordering property, we extend the notion of one event happening before another to define what is meant by one message happening before another. We assume that all communication of the high-level application is performed by using only bc-send and bc-recv. That is, there are no "behind the scenes" messages. Given a sequence of bc-send and bc-recv events, message  $m_1$  is said to happen before message  $m_2$  if either:

- The bc-recv event for  $m_1$  happens before (in the sense from Chapter 6) the bc-send event for  $m_2$ , or
- $m_1$  and  $m_2$  are sent by the same processor and  $m_1$  is sent before  $m_2$

<sup>&</sup>lt;sup>2</sup>"Send" and "recv" here refer to "bc-send" and "bc-recv" with quality of service SSf. Analogous shortenings are used subsequently.




Fig. 8.1 Scenarios demonstrating relationships among the ordering requirements.

A causally ordered (co) broadcast service is specified by further constraining the set of sequences defining the basic broadcast service. Each sequence of bc-send and bc-recy events must also satisfy:

Causally Ordered: For all messages  $m_1$  and  $m_2$  and every processor  $p_i$ , if  $m_1$  happens before  $m_2$ , then  $m_2$  is not received at  $p_i$  before  $m_1$  is.

What are the relationships between these three ordering requirements? First note that causally ordered implies single-source FIFO, because the happens-before relation on messages respects the order in which individual processors send the messages. Other than that situation, none of these ordering requirements implies any other. To see this, consider the three scenarios in Figure 8.1: (a) shows that causally ordered does not imply totally ordered, (b) shows that totally ordered does not imply causally ordered or single-source FIFO, and (c) shows that single-source FIFO does not imply causally ordered or totally ordered.

**8.1.2.2 Reliability** Recall that the basic broadcast service must satisfy three properties: Integrity, No Duplicates, and Liveness. In the presence of faulty processors, the Liveness property must be weakened. The specification of a basic broadcast service that is *reliable* (in the presence of f faults) consists of all sequences of bc-send and bc-recv events that satisfy the following. There must be a partitioning of the processor indices into "faulty" and "nonfaulty" such that there are at most f faulty processors, and the mapping  $\kappa$  from bc-recv(m) events to bc-send(m) events (as defined in Section 7.2.2) must satisfy the following properties:

- Integrity: For each processor  $p_i$ ,  $0 \le i \le n-1$ , the restriction of  $\kappa$  to bc-recv<sub>i</sub> events is well-defined. That is, every message received was previously sent—no message is received "out of thin air."
- No Duplicates: For each processor  $p_i$ ,  $0 \le i \le n-1$ , the restriction of  $\kappa$  to bc-recv<sub>i</sub> events is one-to-one. That is, no message is received more than once at any single processor.
- Nonfaulty Liveness: When restricted to bc-send and bc-recv events at nonfaulty processors,  $\kappa$  is onto. That is, all messages broadcast by a nonfaulty processor are eventually received by all nonfaulty processors.
- Faulty Liveness: If one nonfaulty processor has a bc-recv event that maps to a particular bc-send event of a faulty processor, then every nonfaulty processor has a bc-recv event that maps to the same bc-send event. That is, every message sent by a faulty processor is either received by all nonfaulty processors or by none of them.

This specification is independent of the particular type of failures to be tolerated. However, we will restrict our attention in this chapter to crash failures of the processors.

These conditions give no guarantee on the messages received by faulty processors. The notes at the end of the chapter discuss why we may want to make such provisions, and how to extend the definitions accordingly.

**8.1.2.3** Discussion of Broadcast Properties Recall that a bc-send<sub>i</sub>(m) event does not force an immediate bc-recv<sub>i</sub>(m) at  $p_i$ . That is, it is possible that the message m is received at  $p_i$  with some delay (similar to the delay it incurs before being received at other processors).

If a broadcast service provides total ordering as well as single-source FIFO ordering, then it is causally ordered. (See Exercise 8.1.)

Several combinations of broadcast service properties have proven to be useful and have been assigned their own names. *Atomic* broadcast is a reliable broadcast with total ordering; atomic broadcast is also called *total* broadcast. *FIFO atomic* broadcast is an atomic broadcast with single-source FIFO ordering. *Causal atomic* broadcast is an atomic broadcast that preserves causality (and is therefore also FIFO atomic broadcast). This implies that FIFO atomic broadcast and causal atomic broadcast are equivalent.

#### 8.2 IMPLEMENTING A BROADCAST SERVICE

In this section, we present several implementations of broadcast services, with various qualities of service. By "implementation" we mean global simulation, as defined in Chapter 7.

We first present algorithms for providing basic broadcast and the ordering properties when there are no failures. In Section 8.2.5, we discuss implementations of reliable broadcast.

Throughout this chapter we assume that the underlying message system is asynchronous and point-to-point.

#### 8.2.1 Basic Broadcast Service

The basic broadcast service is simple to implement on top of an asynchronous point-to-point message system with no failures. When a bc-send occurs for message m at processor  $p_i$ ,  $p_i$  uses the underlying point-to-point message system to send a copy of m to all the processors. Once a processor receives the message from  $p_i$  over the underlying message system, it performs the bc-recv event for m and i. The proof that this implementation is correct is left to the reader.

## 8.2.2 Single-Source FIFO Ordering

Single-source FIFO ordering is probably the simplest property to implement on top of basic broadcast. Each processor assigns a sequence number to each of the messages it broadcasts; the sequence number is incremented by one whenever a new message is broadcast. The recipient of a message from  $p_i$  with sequence number T waits to perform the single-source FIFO receipt of that message until it has done so for all messages from  $p_i$  with sequence numbers less than T. More detailed pseudocode and the proof that this algorithm indeed provides single-source FIFO ordering are left to the reader (Exercise 8.3).

# 8.2.3 Totally Ordered Broadcast

A more difficult property to provide is total ordering. Here we describe two possible ways to do so, on top of basic broadcast. First, we outline an asymmetric algorithm that relies on a central coordinator that orders all messages; second, we describe in detail a symmetric algorithm in which processors decide together on an order for all broadcast messages. The second algorithm works on top of a single-source FIFO broadcast service.

**8.2.3.1** An Asymmetric Algorithm In response to a request to send a message m in the totally ordered broadcast service, processor  $p_i$  sends m using the basic broadcast service to a unique central site at processor  $p_c$ . Processor  $p_c$  assigns a sequence number to each message and then sends it to all processors using the basic broadcast service. Processors perform the receives for the totally ordered broadcast service in the order specified by the sequence numbers on the messages, waiting if necessary to receive all messages with sequence number less than T before performing the receive for the message with sequence number T. Clearly, because all messages are assigned a number in a central site, the receives of the totally ordered

broadcast service happen in the same order at all processors. A more detailed proof that this algorithm indeed provides a total ordering is left to the reader.

To spread the communication overhead, the role of the central site can rotate among processors; the central site is identified with a token, and this token circulates among the processors. Here, we do not discuss the details of this idea any further (see the notes at the end of this chapter).

**8.2.3.2** A Symmetric Algorithm The broadcast algorithm we present is based on assigning timestamps to messages. It also assumes that the underlying communication system provides single-source FIFO broadcast, for example, by using the algorithm of Section 8.2.2.

In the algorithm, each processor maintains an increasing counter, or timestamp. When the processor is supposed to broadcast a message, it tags the message with the current value of its counter before sending it out. Each processor also maintains a vector with estimates of the timestamps of all other processes. The meaning of processor  $p_i$ 's entry for processor  $p_j$  in the vector is that  $p_i$  will never again receive a message from  $p_j$  with timestamp smaller than or equal to that value. Processor  $p_i$  updates its entry for  $p_j$  by using the tags on messages received from  $p_j$  and using special "timestamp update" messages sent by  $p_j$ .

Each processor maintains its own timestamp to be greater than or equal to its estimates of the timestamps of all the other processors, based on the tags of messages it receives. When a processor jumps its own timestamp up in order to ensure this condition, it sends out a timestamp update message.

Each processor maintains a set of messages that are waiting to be received (for the totally ordered broadcast). A message with timestamp T is (total order) received only when the processor is certain that all other messages with timestamp  $\leq T$  have arrived at it. This is done by waiting until every entry in its vector is at least T. Then the processor handles all pending messages with timestamps less than or equal to T, in order, breaking ties using processor ids.

The pseudocode appears in Algorithm 21.

To show that this algorithm implements totally ordered broadcast, we must show that messages are received in the same order at all processors. The ordering of messages is done by timestamps, breaking ties with processor ids. The resulting sequence respects the order at each processor by construction and because of the way timestamps are assigned.

More formally, fix some fair execution  $\alpha$  of the algorithm that is correct for the single-source FIFO communication system. (Because there are no input constraints that must be satisfied by the environment, the requirement to be user compliant can be dropped from the definition of admissible.)

The next lemma follows immediately from the code.

**Lemma 8.1** Let  $p_i$  be any processor. Then every message contained in a bc-send<sub>i</sub>(m,to) event in  $\alpha$  is given a unique timestamp, and timestamps are assigned by  $p_i$  in increasing order.

This immediately implies:

15:

```
Algorithm 21 Totally ordered broadcast algorithm: code for p_i, 0 \le i \le n-1.
  Initially ts[j] = 0, 0 \le j \le n - 1, and pending is empty
  1:
       when bc-send<sub>i</sub>(m,to) occurs:
                                                // quality of service to means totally ordered
  2:
            ts[i] := ts[i] + 1
  3:
            add \langle m, ts[i], i \rangle to pending
            enable bc-send<sub>i</sub>(\langle m, ts[i] \rangle,ssf)
  4:
                                         // quality of service ssf means single-source FIFO
  5:
       when bc-recv<sub>i</sub>(\langle m,T \rangle, j,ssf), j \neq i, occurs:
                                             // j indicates sender; ignore messages from self
            ts[j] := T
  6:
  7:
            add \langle m, T, j \rangle to pending
  8:
            if T > ts[i] then
  9:
                ts[i] := T
  10:
                enable bc-send<sub>i</sub>(\langle ts-up,T \rangle,ssf)
                                                            // bcast timestamp update message
  11: when bc-recv<sub>i</sub>(\langle ts-up,T\rangle,j,ssf), j \neq i, occurs:
                                                                    // ignore messages from self
            ts[j] := T
  12:
```

**Lemma 8.2** The timestamps assigned to messages in  $\alpha$ , together with processor ids, form a total order.

 $\langle m, T, j \rangle$  is the entry in *pending* with the smallest (T, j)

This total order is called *timestamp order*.

13: enable bc-recv<sub>i</sub>(m,j,to) when

T < ts[k] for all k 16: result: remove  $\langle m, T, j \rangle$  from pending

## **Theorem 8.3** Algorithm 21 is a totally ordered broadcast algorithm.

**Proof.** In order to show that the algorithm is correct, we must show the Integrity, No Duplicates, Liveness, and Total Ordering properties.

Integrity and No Duplicates hold because they hold for the underlying singlesource FIFO broadcast service.

Liveness: Suppose in contradiction that some processor  $p_i$  has some entry stuck in its pending set forever. Let  $\langle m, T, j \rangle$  be the entry with the smallest (T, j) among all those stuck at  $p_i$ .

Since processors assign timestamps in increasing order, eventually  $\langle m, T, j \rangle$  is the smallest entry overall in  $p_i$ 's pending set. Since  $\langle m, T, j \rangle$  is stuck, there exists some k such that T > ts[k] at  $p_i$  forever. So at some point  $p_i$  stops increasing ts[k]. Let T'be the largest value attained by ts[k] at  $p_i$ .

Note that k cannot equal i, since  $p_i$ 's timestamp never decreases. Then  $p_i$  receives no more messages from  $p_k$  (over the single-source FIFO broadcast service) after some point. Since messages from  $p_k$  are received at  $p_i$  in the order sent and since they have increasing timestamps,  $p_k$  never sends a message with timestamp larger than T'. But that means  $p_k$  never gets the message  $\langle m, T, j \rangle$  from  $p_j$ , contradicting the correctness of the single-source FIFO broadcast service.

Total Ordering: Suppose  $p_i$  performs bc-recv<sub>i</sub> $(m_1,j_1,t_0)$  and later performs bc-recv<sub>i</sub> $(m_2,j_2,t_0)$ . We must show that  $(T_1,j_1)<(T_2,j_2)$ , where  $(T_1,j_1)$  is  $m_1$ 's timestamp and  $(T_2,j_2)$  is  $m_2$ 's timestamp.

Case 1: Suppose  $\langle m_2, T_2, j_2 \rangle$  is in  $p_i$ 's pending set when bc-recv<sub>i</sub>  $(m_1, j_1, t_0)$  occurs. Then  $(T_1, j_1) < (T_2, j_2)$ , since otherwise  $m_2$  would be accepted before  $m_1$ . Case 2: Suppose  $\langle m_2, T_2, j_2 \rangle$  is not yet in  $p_i$ 's pending set when bc-recv<sub>i</sub>  $(m_1, j_1, j_2)$ 

to) occurs. However,  $T_1 \leq ts[j_2]$ . Therefore  $p_i$  received some message m from  $p_{j_2}$  (over the single-source FIFO broadcast service) before this point whose timestamp T is greater than or equal to  $T_1$ . By the single-source FIFO property,  $p_{j_2}$  sends  $m_2$  after it sends m, and thus  $m_2$ 's timestamp  $T_2$  is greater than T. Thus  $T_2 > T_1$ .  $\square$ 

# 8.2.4 Causality

Both totally ordered broadcast algorithms presented in Section 8.2.3 already preserve causality. The proof that the asymmetric algorithm of Section 8.2.3 provides causal receipt of messages is left to the reader; see Exercise 8.6. Here we show that the timestamp order, defined for the symmetric algorithm, Algorithm 21, extends the happens-before relation on the high-level broadcast messages.

## Lemma 8.4 The timestamp order extends the happens-before relation.

**Proof.** Let  $p_i$  be any processor. Clearly, the timestamps assigned to messages broadcast by  $p_i$  are increasing. So, we only need to prove that the timestamp assigned to a message broadcast by  $p_i$  is strictly larger than the timestamp of any message previously received at  $p_i$ .

Let  $(T_1, j)$  be the timestamp of a message  $m_1$  received at  $p_i$  and let  $(T_2, i)$  be the timestamp of a message  $m_2$  broadcast by  $p_i$  after the receipt of  $m_1$ . Clearly, by the code of the algorithm,  $T_1 < T_2$ , which proves the lemma.

Therefore, we have:

#### **Theorem 8.5** Algorithm 21 is a causally ordered broadcast algorithm.

However, causality can be implemented without total ordering. Logical time can be used to add causality to a broadcast algorithm, with any quality of service. We now describe an algorithm that provides causality but not total ordering. The pseudocode appears as Algorithm 22. The algorithm uses vector timestamps, as defined in Chapter 6. Each processor maintains a vector clock and each message is tagged with a vector timestamp that is the current value of the vector clock. Before a message can be (causally) received, it has to pass through a "logical ordering" filter, which guarantees that messages are received according to the causal ordering.

12:

10:  $v[k] \le vt[k]$  for all  $k \ne i$ 11: result: remove  $\langle m, v, j \rangle$  from pending

vt[j] := vt[j] + 1

```
Algorithm 22 Causally ordered broadcast algorithm: code for p_i, 0 \le i \le n-1.
 Initially vt[j] = 0, 0 \le j \le n-1, and pending is empty
 1:
       when bc-send_i(m,co) occurs:
                                             // quality of service co means causally ordered
 2:
            vt[i] := vt[i] + 1
 3:
            enable bc-recv<sub>i</sub>(\langle m \rangle,co)
                                                                  // receive the message locally
 4:
            enable bc-send<sub>i</sub>(\langle m, vt \rangle,basic)
                                       // quality of service basic means ordinary broadcast
 5:
       when bc-recv<sub>i</sub>(\langle m, v \rangle, j, basic), j \neq i, occurs:
                                            // j indicates sender; ignore messages from self
           add \langle m, v, j \rangle to pending
 6:
 7:
       enable bc-recv<sub>i</sub>(m, j, co) when:
 8:
            \langle m, v, j \rangle is in pending
 9:
            v[j] = vt[j] + 1
```

Recall that the value of the kth coordinate of the vector clock at processor  $p_j$  indicates how many messages from  $p_k$  were (causally) received by  $p_j$ . Assume that a message m tagged with vector timestamp v arrives at  $p_j$  from  $p_i$  (using the basic broadcast service); when can  $p_j$  (causally) receive m? Clearly,  $p_j$  must first (causally) receive all previous messages from  $p_i$ ; their number is indicated by v[i]-1. For all other processors  $p_k$ ,  $p_j$  must first (causally) receive all messages (causally) received by  $p_i$  before sending m; their number is indicated by v[k]. As we argue below, when these conditions are satisfied,  $p_j$  has already (causally) received all messages that happen before m. Therefore,  $p_j$  can (causally) receive m.

Figure 8.2 presents an example execution of Algorithm 22. In this execution, two messages are delayed: First, the message (0, 2, 0) is delayed until the previous message from  $p_1$ , (0, 1, 0), arrives; later, the message (1, 3, 0) from  $p_0$  is delayed until the message (0, 3, 0) from  $p_1$  (which happens before it) arrives.

The precondition in Line 9 for performing the causal receive guarantees that, in Line 12,  $p_i$  assigns the maximum of  $vt_i[k]$  and v to  $vt_i[k]$ , for every k. This implies the following lemma, whose proof is left to the reader (Exercise 8.6):

## Lemma 8.6 $vt_i$ is a vector clock.

Intuitively, this lemma implies that messages are received in causal order and justifies the immediate (causal) receipt of messages to self, as shown in the proof of Theorem 8.7.

**Theorem 8.7** Algorithm 22 is a causally ordered broadcast algorithm.




Fig. 8.2 Illustration for the behavior of Algorithm 22.

**Proof.** Integrity and No Duplicates hold because they hold for the underlying basic broadcast service.

Liveness: Suppose, in contradiction that some processor  $p_i$  has some entry stuck in its pending set forever. Let  $\langle m, v, j \rangle$  be the entry with the smallest vector timestamp (in the lexicographic ordering on vector timestamps) among all those stuck at  $p_i$ .

Since  $\langle m, v, j \rangle$  is stuck, either v[j] is never equal to  $vt_i[j] + 1$  or v[k] is always greater than  $vt_i[k]$ , for some k. First, consider the former case. Since  $vt_i[j]$  is always incremented by one, it gets stuck at some value less than v[j] - 1. This means that some message m' sent by  $p_i$  before m has not been (causally) received by  $p_j$ , and in the latter case, some message m' (causally) received at  $p_i$  before sending m, has not been (causally) received by  $p_j$ . In both cases, by the Liveness properties of the underlying broadcast service, m' must be stuck in  $p_j$ 's pending set. Clearly, the vector timestamp of m' is smaller than v, but this contradicts the minimality of m.

Causally Ordered: Assume a message m from  $p_j$  is (causally) received at  $p_i$ , and let v be its vector timestamp. Let m' be a message that happens before m, with vector timestamp v'. By Lemma 8.6, v' < v, and by the condition in Lines 9–10,  $p_i$  receives m' before m.

This algorithm is more efficient than the totally ordered broadcast algorithm (Algorithm 21). For example, messages are locally received immediately; however, the tags are n times as big. Another important advantage of this algorithm is that causal ordering can be provided even in the presence of failures, whereas total ordering cannot, as we shall see in Section 8.2.5.2.

# 8.2.5 Reliability

We now turn to the problem of implementing reliable broadcast on top of an asynchronous point-to-point message passing system subject to f processor crashes. Here we need to define more precisely the interface to the underlying point-to-point system on which reliable broadcast is implemented; in this system, messages sent by faulty processors may not be received.

The inputs are  $send_i(M)$  and the outputs are  $recv_j(M)$ , where i indicates the sending processor, j indicates the receiving processor, and M is a set of messages (each message includes an indication of the sender and recipient). A sequence of

# **Algorithm 23** Reliable broadcast algorithm: code for $p_i$ , $0 \le i \le n-1$ .

- 1: when bc-send $_i(m,reliable)$  occurs:
- 2: enable bc-send<sub>i</sub>( $\langle m,i\rangle$ ,basic) // message includes id of original sender // quality of service basic means ordinary broadcast
- 3: when bc-recv<sub>i</sub>( $\langle m, k \rangle$ , j, basic) occurs:
- 4: if m was not already received then
- 5: enable bc-send<sub>i</sub>( $\langle m, k \rangle$ ,basic)

// quality of service basic means ordinary broadcast

6: enable bc-recv<sub>i</sub>(m,k,reliable)

inputs and outputs is in the allowable set if it satisfies the following: There exists a partitioning of processor indices into faulty and nonfaulty, with at most f being faulty, satisfying the following properties.

*Integrity:* Every message received by any processor  $p_i$  was previously sent to  $p_i$  by some processor.

No Duplicates: No message sent is received more than once.

Nonfaulty Liveness: Every message sent by a nonfaulty processor to any nonfaulty processor is eventually received.

In the above definition, no restrictions are placed on the messages received by faulty processors; see the chapter notes for further discussion of the problems this might cause.

**8.2.5.1** Reliable Basic Broadcast The following simple "message diffusion" algorithm provides reliable broadcast in the presence of crash failures. The algorithm is simple: When a processor is supposed to perform the reliable broadcast send for a message, it sends the message to all the processors. When a processor receives a message for the first time (from the underlying message system), it sends this message to all its neighbors and then performs the reliable broadcast receive for it. The pseudocode appears in Algorithm 23.

**Theorem 8.8** Algorithm 23 is a reliable broadcast algorithm.

**Proof.** We need to prove that the algorithm satisfies the four properties for reliable broadcast.

Integrity and No Duplicates: They follow immediately from the analogous properties of the underlying point-to-point communication system.

Nonfaulty Liveness: Clearly, if a nonfaulty processor broadcasts a message then it sends it to all processors (including itself). By the Nonfaulty Liveness property of the underlying communication system, all nonfaulty processors receive this message and, by the code, perform the reliable bc-recv for it.

Faulty Liveness: Assume that some nonfaulty processor performs the reliable bc-recv for a message m. Before doing so, the processor forwards the message to all processors. By the Nonfaulty Liveness property of the underlying communication system, all processors receive this message and perform the reliable bc-recv for it, if they have not done so already.

**8.2.5.2** Reliable Broadcast with Ordering Properties Adding single-source FIFO to reliable broadcast can be achieved exactly as in the failure-free case discussed above.

Totally ordered reliable broadcast cannot be achieved in the presence of crash failures when the underlying communication system is asynchronous. This is true because totally ordered reliable broadcast can be used to solve consensus (Exercise 8.10), and as we saw in Chapter 5, consensus cannot be solved in an asynchronous system subject to crash failures. In Section 8.4, we discuss strengthenings of the model that permit totally ordered reliable broadcast to be implemented.

In contrast, causally ordered broadcast can be achieved in the presence of crash failures. In particular, using Algorithm 22 with a reliable broadcast service instead of a basic broadcast service provides a reliable causally ordered broadcast service. The proof of correctness is similar to the proof of Theorem 8.7 and is left to the reader. Messages sent by nonfaulty processors are delivered rather quickly, because of the underlying message diffusion algorithm used to achieve reliability.

#### 8.3 MULTICAST IN GROUPS

So far in this chapter, we have assumed that messages are broadcast to all the processors. However, in many realistic situations, a message need only get to a subset of the processors. For example, in the replicated database application we present in Section 8.4, it is expected that only a (small) number of processors will be servers. It is not desirable to replicate the data in all processors, for reasons of efficiency, security, maintenance, and so on. In this case, we need only send a message to a subset of the processors, that is, we desire *one-to-many* communication.

A group is a collection of processors that act together, as specified by the system or by an application. A processor can belong to several groups, depending on its functionality. We would like to enable processors to view groups of processors as a single entity and to provide the illusion that information can be sent to the whole group as one. We formalize this by extending the notions developed for broadcast services.

At this point, we sidestep the issues of managing the groups by assuming that groups are static and well-defined. That is, the groups are specified in advance, and no new groups are formed during the execution of the system. Furthermore, groups are identified by a *group id*, and it is known which processors belong to which group. The chapter notes discuss how groups are managed.

## 8.3.1 Specification

A multicast service, like the broadcast services discussed in Section 8.1.2, will satisfy various reliability and ordering properties, modified to be with respect to the relevant group. An additional property we require is that messages should be ordered across groups.

In more detail, the interface to a basic multicast system is with two events:

mc-send<sub>i</sub>(m,G, qos): An input event of processor  $p_i$ , which sends a message m to all processors in group G, where qos is a parameter describing the quality of service required.

mc-recv<sub>i</sub>(m,j,qos): An output event in which processor  $p_i$  receives a message m previously multicast by  $p_j$ , where qos, as above, describes the quality of service provided.

A sequence of inputs and outputs is in the set of allowable sequences for a basic multicast systems if there exists a mapping,  $\kappa$ , from each mc-recv<sub>i</sub>(m, j) event in the sequence to an earlier mc-send<sub>j</sub>(m, G) event such that  $p_j \in G$ . That is, no message is received by a processor that is not in the group to which the message was multicast. The mapping  $\kappa$  must also satisfy the same Integrity and No Duplicates properties as for broadcast (Section 7.2.2), and a slightly modified Liveness condition; the modification is that every message sent is received at every processor in the group to which it was directed.

The definition of a reliable multicast extends the notion of reliable broadcast in the obvious manner. A multicast service is *reliable* if the mapping  $\kappa$  satisfies the following properties:

*Integrity:* Every message received by a processor was previously sent to the group containing that processor.

No Duplicates: No message is received more than once at the same processor.

Nonfaulty Liveness: If a mc-recv(m) event at a nonfaulty processor is mapped by  $\kappa$  to some mc-send(m,G) event, then every nonfaulty processor in G has an mc-recv(m) event that is mapped by  $\kappa$  to the same mc-send event. That is, every message sent by a nonfaulty processor is received by every nonfaulty processor in the target group.

Faulty Liveness: Every message sent by a faulty processor is either received by all nonfaulty processors in the target group or by none of them.

The definition of an ordered multicast also extends the definition for ordered broadcast. Once again, we distinguish between total ordering and single-source FIFO ordering; here, in addition, we require the same order of receipt only for two messages that were multicast to the *same* group by arbitrary senders (in the totally ordered case) or by the same sender (in the single-source FIFO case).

We also have a stronger condition, defined as follows:

Multiple-Group Ordering: Let  $m_1$  and  $m_2$  be messages. For any pair of processors  $p_i$  and  $p_j$ , if the events mc-recv<sub>i</sub> $(m_1)$  and mc-recv<sub>i</sub> $(m_2)$  occur at  $p_i$  and  $p_j$ , then they occur in the same order.

This condition implies that  $m_1$  and  $m_2$  were either sent to the same group or to groups whose intersection contains  $p_i$  and  $p_j$ .

Finally, we modify the causality property along the same lines. A multicast service is *causally ordered* if for any pair of messages  $m_1$  and  $m_2$ , if  $m_1$  happens before  $m_2$ , then for any processor  $p_i$ , if the event mc-recv $(m_2)$  occurs at  $p_i$ , the event mc-recv $(m_1)$  occurs at  $p_i$  earlier.

## 8.3.2 Implementation

A simple technique to implement multicast is to impose it on top of a broadcast service. To each message, we attach the id of the group to which it is addressed. The multicast algorithm filters the messages received by the broadcast service and delivers only the messages addressed to groups to which the processor belongs. Different service qualities are achieved by employing an underlying broadcast service with the corresponding qualities. This correspondence is obvious for all qualities, except for Multiple-Group Ordering. Yet, if the underlying broadcast algorithm supports Total Ordering, then we also have Multiple-Group Ordering (see Exercise 8.11). This method is not very efficient—it employs a heavy broadcast mechanism, even if groups are small, and enforces global ordering, even if groups are disjoint.

An alternative approach extends the asymmetric algorithm for total ordering (of Section 8.2.3.1). Instead of a single central site, we have a number of coordinator sites; in particular, a single processor in each multicast group is designated as the *primary destination*. We assume that each processor can communicate with each other processor and that messages between them are received in FIFO order.


We pick a primary destination for each multicast group and organize *all* processors into a *message propagation forest*, so that the following properties are guaranteed:

- The primary destination of a group G is an ancestor of all processors in G.
- If two multicast groups intersect, then the primary destination of one group is an ancestor of the primary destination of the other group.

The second property implies that the primary destinations of intersecting multicast groups are in the same tree in the message propagation forest.

For example, Figure 8.3 presents a possible message propagation forest (in this case, a tree) for a system with eight processors and seven multicast groups. In this example,  $p_3$  is the primary destination for  $\{p_2, p_3\}$ ,  $\{p_1, p_2, p_3, p_4\}$ ,  $\{p_3, p_4, p_5\}$ , and  $\{p_3, p_7\}$ .

To send a message to group G, a processor sends it to the primary destination of G; the message is then propagated down the tree until it reaches all the processors in group G. In the example of Figure 8.3, a message to the group  $\{p_0, p_1, p_2\}$  is sent to  $p_2$  and is propagated to  $p_0$  and  $p_1$ ; a message to the group  $\{p_2, p_3\}$  is sent to  $p_3$  and is



**Fig. 8.3** A message propagation forest with a single tree; the primary destinations are marked with boxes, and the groups are indicated next to them.

propagated to  $p_2$ ; and a message to the group  $\{p_4, p_5\}$  is sent to  $p_4$  and is propagated to  $p_5$ .

Messages to intersecting groups get ordered as they are funneled through the common ancestor in the the message propagation forest. For example, the messages to the intersecting groups  $\{p_0, p_1, p_2\}$  and  $\{p_2, p_3\}$  are both funneled through  $p_2$ , where they are ordered. This order is preserved because messages sent over the lower layer are received in FIFO order.

Note that because  $p_4$  and  $p_2$  are primary destinations for non-intersecting multicast groups, neither of them is an ancestor of the other. In fact, processors in a disjoint set of multicast groups can be placed in a separate tree in the message propagation forest.

The details of this algorithm, as well as heuristics for constructing a message propagation forest with minimal depth, are not discussed any further; the chapter notes indicate the source of this algorithm.

Another important issue is what happens when groups are dynamic, either because processors leave and join groups or because processors fail and recover. The question is, How are messages ordered with respect to the new groups? For example, is it guaranteed that a processor joining a group will receive all messages previously received by the group, or will it start receiving messages from a particular point onward?

Special group membership change events occur when the membership of a multicast group changes, for any of the above reasons. Virtual synchrony is the property that group membership change events are ordered together with ordinary messages. This ensures that multicast messages are received completely and if needed, in order, to the group according to its new membership. If two processors stay in the same group after a change in membership, they will receive the same messages (and in the

same order, according to the ordering constraint required). Virtual synchrony places no restriction on the behavior of faulty processors or on processors that become detached from the majority of processors because of communication failures.

#### 8.4 AN APPLICATION: REPLICATION

## 8.4.1 Replicated Database

Here we describe a highly simplified example of the utility of a broadcast facility, with different qualities of service. The example is the implementation of a replicated database.

In this application, a database is replicated in a number of sites. Replication increases availability of the data because the data is available even when some of the replicas fail and improves performance by allowing data to be retrieved from the least loaded or "nearest" replica.

For simplicity, we assume the database is replicated in all processors. To guarantee the consistency of the database, it is required that the same set of updates is applied to all copies of the database that are situated at nonfaulty processors and that the updates are applied in the same order.

Assume that updates are sent with an atomic broadcast, which is reliable and supports total ordering. Then applying the updates in the order in which the corresponding messages are received immediately ensures the consistency of the database.

FIFO atomic broadcast (or multicast) is useful when updates may depend on each other. Consider, for example, a database that contains data on bank accounts, and a customer that first deposits money to an account and then withdraws money from the same account (counting on the money just deposited). Assume that the order of these transactions is reversed. Then it is possible that the account will show a negative balance, or even that the withdrawal will not be approved.

## 8.4.2 The State Machine Approach

The database example is generalized by the *state machine approach*, a general methodology for handling replicated data as part of an implementation of a fault-tolerant service, which is used by a number of *client* processors. The service is conceptually provided by a *state machine*.

A state machine consists of some internal variables and responds to various requests from clients. A request may cause changes to the internal variables and may cause some outputs. An output may be directed to the client that invoked the request or may be directed to other entities in the system. Two important assumptions made in the state machine approach are (1) requests are processed by a state machine in causal order and (2) outputs are completely determined by the sequence of requests processed and by nothing else.

To make the service that is being provided fault tolerant, the state machine is replicated at a number of processors. Client interactions with the state machine

replicas must be carefully coordinated. In particular, we must ensure that every replica receives the same sequence of requests.<sup>3</sup> This condition can be achieved by a totally ordered broadcast mechanism. As we discussed above, such a broadcast cannot be achieved in an asynchronous system subject to (unannounced) crash failures.

We now discuss three ways to achieve a totally ordered broadcast in two stronger models.

We first consider a type of processor failure that is even more benign than crash failures, called *failstop*. In the failstop model, processors have some method for correctly detecting whether another processor has failed. (See the chapter notes for a discussion of some such methods.)

Second, we consider a stronger model in which there are known upper bounds on message delay and processor step time. In this model, we can tolerate unannounced crash failures.

Each of the three methods is based on the idea of assigning timestamps to requests and processing the requests in timestamp order. The trick is to figure out when a request can be processed; we have to be sure that no request with higher priority (lower timestamp) will be received later, that is, we have to be sure that the first request is *stable*.

Method 1: In the asynchronous system with failstop processors, FIFO channels are implemented. Logical clocks are used as the timestamps by the clients, and every client is required to invoke a request infinitely often (a request can be null). The client sends the request (and its timestamp) using reliable broadcast. A request is *stable* at a state machine replica if the replica has received a request with a larger timestamp from every nonfaulty client. The failstop assumption is crucial for determining which clients are faulty.

Method 2: In the system with bounded message delay d and crash failures, we implement synchronized clocks. (Chapter 13 discusses fault-tolerant clock synchronization algorithms for such systems.) Each client assigns its request a timestamp consisting of the current value of its synchronized clocks and its id (to break ties). The synchronized clocks must ensure that every request from the same client has a different clock time, and that the clock skew,  $\epsilon$ , is less than the minimum message delay, d-u. These conditions are needed to make sure that the timestamps are consistent with causality. A client sends a request (and its timestamp) using reliable broadcast. The request is stable at a state machine replica once the replica's clock time is at least  $2d + \epsilon$  larger than the timestamp on the request. At this time, every request with a smaller timestamp will have been received already. The reason is that any other request reaches a nonfaulty processor within d time, and that processor relays the request, as part of the reliable broadcast, so that all nonfaulty processors receive the request within another d time. The  $\epsilon$  term takes care of the clock skew.

Method 3: We assume the same kind of system as for Method 2; however, the clocks need not be synchronized. In this method, the timestamps are assigned by the

<sup>&</sup>lt;sup>3</sup>This requirement can be weakened in special cases. For instance, a read-only request need not go to all replicas, and two requests that commute can be processed in either order.

replicas, not the clients. Clients send requests (without timestamps) using reliable broadcast. The replicas determine the timestamps as follows. There are two kinds of timestamps, candidate and final. When the replica at processor  $p_i$  receives a request, it assigns a candidate timestamp to it whose value is i+1 more than the maximum of the largest timestamp, either candidate or final, assigned by  $p_i$  so far. After  $p_i$  has waited 2d time, it has received the candidate timestamp for that request from all nonfaulty replicas. Then  $p_i$  assigns the maximum candidate timestamp received as the final timestamp. A request r is stable at replica  $p_i$  if it has been assigned a final timestamp by  $p_i$  and there is no other request r' for which  $p_i$  has proposed a candidate timestamp smaller than r's final timestamp. Thus there is no possibility that the final timestamp for r' will be earlier than that of r.

#### **Exercises**

- **8.1** Prove that if a broadcast service provides both single-source FIFO ordering and total ordering, then it is also causal.
- **8.2** Write pseudocode for the basic broadcast algorithm described in Section 8.2.1; prove its correctness.
- **8.3** Write pseudocode for the single-source FIFO broadcast algorithm described in Section 8.2.2; prove its correctness.
- **8.4** Extend the asymmetric algorithm of Section 8.2.3 to provide FIFO ordering. *Hint:* Force a FIFO order on the messages from each processor to the central site.
- **8.5** Show that the symmetric algorithm of Section 8.2.3.2 (Algorithm 21) provides FIFO ordering.
- **8.6** Show that Algorithm 21 provides the causal ordering property, if each point-to-point link delivers messages in FIFO order.
- **8.7** Prove Lemma 8.6.
- **8.8** Can the vector timestamps used in Algorithm 22 be replaced with ordinary (scalar) timestamps?
- **8.9** Show that Algorithm 22 does not provide total ordering, by explicitly constructing an execution in which (concurrent) messages are not received in the same order by all processors.
- **8.10** Prove that totally ordered reliable broadcast cannot be implemented on top of an asynchronous point-to-point message system.
  - Hint: Use reduction to the consensus problem.
- **8.11** Show that broadcast with total ordering implies multiple-group ordering.

## **Chapter Notes**

Broadcast and multicast are the cornerstones of many distributed systems. A few of them provide only reliability, for example, SIFT [261], whereas others provide ordering and/or causality, in addition to reliability, for example, Amoeba [146], Delta-4 [218], Isis [55], Psync [215], Transis [11], Totem [183], and Horus [256]. Besides supporting different service qualities, different systems rely on different implementations. There has been work comparing the performance of different implementations of atomic broadcast (cf. [86]).

Atomic broadcast implementations were first suggested by Chang and Maxemchuk [71], by Schneider, Gries, and Schlichting [236], and by Cristian, Aghili, Dolev, and Strong [88]. Cheriton and Zwaenepoel suggested process groups as an abstraction in the V system [77]. Birman and Joseph were the first to connect the ordering and reliability concepts suggested for broadcast with the notion of process groups [53].

This chapter started with definitions of several qualities of service that could be provided by a broadcast simulation; our definitions build on the work of Garcia-Molina and Spauster [120] as well as Hadzilacos and Toueg [129].

Next, several simulations of broadcast with various qualities of service were described. The algorithm for FIFO ordering is folklore. The asymmetric algorithm of Section 8.2.3.1 is due to Chang and Maxemchuk [71], who also describe mechanisms for rotating the coordinator's job. In this algorithm, a message is sent to the coordinator via point-to-point transmission, and then it is broadcast to all processors. An alternative algorithm is to broadcast the message to all processors and then have the coordinator send ordering information; this alternative is beneficial when the message body is large. The symmetric algorithm (Algorithm 21) is based on the ideas of Lamport [154] and Schneider [238]. Our treatment follows Attiya and Welch [34], as corrected by Higham and Warpechowska-Gruca [138]. Other algorithms can be found in [9, 10, 53, 54, 120, 129, 146, 183].

The causal broadcast algorithm (Algorithm 22) is based on algorithms of Schiper, Eggli, and Sandoz [235] and of Raynal, Schiper, and Toueg [227]; Schwarz and Mattern describe this algorithm in the general context of causality [239].

Algorithm 23, the implementation of reliable broadcast by message diffusion, is from Cristian, Aghili, Dolev, and Strong [88]; this paper also contains implementations that can withstand Byzantine failures.

The propagation forest algorithm for providing multi-group ordering (described in Section 8.3) is by García-Molina and Spauster [120].

There is a wide body of algorithms that build broadcast or multicast over hardware that provides unreliable broadcast, for example, Amoeba [146], Psync [215], Transis [11], and Totem [183].

Handling dynamic groups is typically studied in the context of group communication systems. The April 1996 issue of the Communications of the ACM is dedicated to this topic, and among others, it includes papers describing the Totem, the Transis, and the Horus systems. Virtual synchrony was originally defined for Isis (see Birman and van Renesse [55]). Extended virtual synchrony specifies how group membership events are reported to processors that recover and to processors that are detached

from the majority of processors. It was defined for Totem by Moser, Amir, Melliar-Smith, and Agrawal [192]. An alternative specification extending virtual synchrony to apply when the network partitions was implemented in Transis (see Doley, Malki, and Strong [97]).

The Rampart toolkit built by Reiter [228] supports secure group membership changes and reliable atomic group multicasts, in the presence of Byzantine failure.

The state machine approach (described in Section 8.4.2) was suggested by Lamport [155] for failure-free systems; it was extended to failstop processors by Schneider [237] and to Byzantine failures by Lamport [157]. Schneider [238] gives a survey of the state machine approach. A different way to realize the state-machine approach is described in Chapter 17.

The failstop algorithm for totally ordered broadcast (Method 1 in Section 8.4.2) is from Schneider [237]. The totally ordered broadcast algorithm using synchronized clocks (Method 2 in Section 8.4.2) is due to Cristian, Aghili, Strong and Dolev [88]; they also discuss algorithms for more severe fault models. The other totally ordered broadcast algorithm (Method 3 in Section 8.4.2) is essentially the ABCAST algorithm in ISIS [53].

The ordering and reliability properties we have specified for broadcasts put no restrictions on messages received by faulty processors. For example, it is possible that a faulty processor receives a certain message and nonfaulty processors do not receive this message. Alternatively, it is possible that messages are received by a faulty processor in an order that does not obey the requirements placed on nonfaulty processors. Even worse, nonfaulty processors may receive the first message broadcast by a faulty processor, then fail to receive the second one, then receive the third one, etc.

We may require the properties to hold *uniformly*, for both nonfaulty and faulty processors. For example, *uniform integrity* requires that every processor (nonfaulty or faulty) receives a message only if it was previously sent. The notion of uniformity was introduced by Neiger and Toueg [199]; it is discussed at length in Hadzilacos and Toueg [129].

Even when broadcast properties are uniform, it is not trivial to avoid *contamination* of the information in the system. For example, assume that atomic broadcast is used to keep consistent multiple copies of some data. It is possible that a faulty processor will skip the receipt of one atomic broadcast message, including some update to the data; this processor later operates correctly and replies to queries based on the incorrect data it has. To avoid contamination, a processor can refuse to receive any message that reflects the receipt of a series of messages not compatible with the messages received so far by the processor. Gopal and Toueg [124] discuss contamination and how to avoid it.

Group communication systems have been a lively research topic in recent years, with numerous implementations and almost as many specifications. One reason for this proliferation is that fault-tolerant group communication systems inherently require agreement among failure-prone processors: on a sequence of message deliveries, on the membership of a multicast group, or on the order of processor crashes and recoveries. The natural specification of these mechanisms cannot be satisfied

when the system is asynchronous, because agreement is not possible in such systems (as was shown in Chapter 5).

An abundance of specifications have tried to cope with this impossibility either by weakening the problem specification or by making stronger environment assumptions. Chockler, Keidar and Vitenberg [79] present a comprehensive description of these specifications and discuss related implementations.

Copyright © 2004 John Wiley & Sons, Inc. ISBN: 0-471-45324-2

# Distributed Shared Memory

Distributed shared memory (DSM) is a model for interprocess communication that provides the illusion of a shared memory on top of a message passing system. In this model, processes running on separate nodes can access a shared memory address space, provided by the underlying DSM system, through familiar read and write operations. Thus, by avoiding the programming complexities of message passing, it has become a convenient model for programmers. Such systems are becoming quite common in practical distributed systems (see the notes at the end of this chapter).

In terms of our model in Chapter 7, a DSM is a (global) simulation of an asynchronous shared memory model by the asynchronous message passing model. We call the simulation program, which runs on top of the message system providing the illusion of shared memory, the *memory consistency system* (MCS). The MCS consists of local MCS processes at each processor  $p_i$ , which use local memory (e.g., caches) and communicate with each other using a message-passing communication system (see Fig. 9.1). We are not considering faults (see the notes for Chapter 10 for pointers to papers concerning fault-tolerant DSMs).

This chapter focuses on shared memory systems in which all the shared objects are read/write registers. The exercises and chapter notes mention implementations of other data types.

We start this chapter with specifications of the two asynchronous shared memory communication systems to be simulated, introducing the notions of *linearizability* and *sequential consistency*. Next, we present implementations of distributed shared memory, both for linearizability and for sequential consistency. It turns out that sequential consistency has implementations with local operations. In contrast, we show that no such implementations exist for linearizability. By "local" we mean that




Fig. 9.1 A memory consistency system.

the MCS can decide on the response to an invocation using local computation and need not wait for the result of any communication.


#### 9.1 LINEARIZABLE SHARED MEMORY

Every shared object is assumed to have a sequential specification, which indicates the desired behavior of the object in the absence of concurrency. The object supports operations, which are pairs of invocations and matching responses. A sequential specification consists of a set of operations and a set of sequences of operations. The latter set comprises the legal operation sequences.

For example, a read/write object X supports read and write operations. The invocation for a read is  $\operatorname{read}_i(X)$  and responses are  $\operatorname{return}_i(X,v)$ , where i indicates the node and v the return value. The invocations for a write have the form  $\operatorname{write}_i(X,v)$ , where v is the value to be written, and the response is  $\operatorname{ack}_i(X)$ . A sequence of operations is legal if each read returns the value of the most recent preceding write, if there is one, and otherwise returns the initial value.

We can now specify a linearizable shared memory communication system. Its inputs are invocations on the shared objects, and its outputs are responses from the shared objects.

For a sequence  $\sigma$  to be in the allowable set, the following properties must be satisfied:



**Fig. 9.2** A linearizable execution  $\sigma_1$ .

Correct interaction: For each  $p_i$ ,  $\sigma|i$  consists of alternating invocations and matching responses, beginning with an invocation.<sup>1</sup> This condition imposes constraints on the inputs.

The correct interaction property applies to all objects simultaneously, implying that a processor has to wait for a response from one object before submitting an invocation on another object; this prohibits processors from *pipelining* operations on shared objects.

Liveness: Every invocation has a matching response.

Linearizability: There exists a permutation  $\pi$  of all the operations in  $\sigma$  such that

- 1. For each object O,  $\pi | O$  is legal<sup>2</sup> (i.e., is in the sequential specification of O); and
- 2. If the response of operation  $o_1$  occurs in  $\sigma$  before the invocation of operation  $o_2$ , then  $o_1$  appears before  $o_2$  in  $\pi$ .

In other words, a sequence is linearizable if there is a way to reorder the operations in the sequence that (1) respects the semantics of the objects, as expressed in their sequential specifications, and (2) respects the real-time ordering of events among all the nodes.

For instance, suppose we have two shared registers x and y, both initially 0. The sequence

$$\sigma_1 = \text{write}_0(x, 1) \text{ write}_1(y, 1) \text{ ack}_0(x) \text{ ack}_1(y)$$
  
 $\text{read}_0(y) \text{ read}_1(x) \text{ return}_0(y, 1) \text{ return}_1(x, 1)$ 

(see Fig. 9.2) is linearizable, because  $\pi_1 = w_0 w_1 r_0 r_1$  is the desired permutation, where  $w_i$  indicates the (complete) write operation by  $p_i$  and  $r_i$  the (complete) read operation by  $p_i$ .

Suppose that  $r_0$  returns 0 instead of 1. The resulting sequence

<sup>&</sup>lt;sup>1</sup>The notation  $\sigma|i$  indicates the subsequence of  $\sigma$  consisting of all invocations and responses that are performed by  $p_i$ .

<sup>&</sup>lt;sup>2</sup>The notation  $\pi|O$  indicates the subsequence of  $\pi$  consisting of all invocations and responses that are performed on object O.

```
\sigma_2 = \text{write}_0(x, 1) \text{ write}_1(y, 1) \text{ ack}_0(x) \text{ ack}_1(y)
\text{read}_0(y) \text{ read}_1(x) \text{ return}_0(y, 0) \text{ return}_1(x, 1)
```

is not linearizable. To respect the semantics of y,  $r_0$  (which returns 0 from y) must precede  $w_1$  (which writes 1 to y). But this would violate the real-time ordering, because  $w_1$  precedes  $r_0$  in  $\sigma_2$ .

#### 9.2 SEQUENTIALLY CONSISTENT SHARED MEMORY

However, as we have seen before in this book, in many situations the relative order of events at different nodes is irrelevant. The consistency condition called sequential consistency exploits this idea. Formally, a sequence  $\sigma$  of invocations and responses (satisfying the same correct interaction and liveness properties as for linearizable shared memory) is sequentially consistent if there exists a permutation  $\pi$  of the operations in  $\sigma$  such that

- 1. For every object O,  $\pi|O$  is legal, according to the sequential specification of O; and
- 2. If the response for operation  $o_1$  at node  $p_i$  occurs in  $\sigma$  before the invocation for operation  $o_2$  at node  $p_i$ , then  $o_1$  appears before  $o_2$  in  $\pi$ .

The first condition, requiring the permutation to be legal, is the same as for linearizability. The second condition has been weakened; instead of having to preserve the order of all non overlapping operations at all nodes, it is only required for operations at the same node. The second condition is equivalently written  $\sigma|i=\pi|i$ , for all i.

The sequence  $\sigma_2$  is sequentially consistent;  $w_0 r_0 w_1 r_1$  is the desired permutation. The read by  $p_0$  has been moved before the write by  $p_1$ .

Linearizability is a strictly stronger condition than sequential consistency, that is, every sequence that is linearizable is also sequentially consistent, but the reverse is not true (for example,  $\sigma_2$ ). As we shall see below, this difference between sequential consistency and linearizability imposes a difference in the cost of implementing them.

There exist sequences that are not sequentially consistent. For example, suppose  $r_1$  also returns 0 instead of 1, resulting in the sequence

$$\sigma_3 = \text{write}_0(x, 1) \text{ write}_1(y, 1) \text{ ack}_0(x) \text{ ack}_1(y)$$

$$\text{read}_0(y) \text{ read}_1(x) \text{ return}_0(y, 0) \text{ return}_1(x, 0)$$

This sequence is not sequentially consistent. To respect the semantics of x and y,  $r_0$  must precede  $w_1$  and  $r_1$  must precede  $w_0$ . To respect the order of events at  $p_1$ ,  $w_1$  must precede  $r_1$ . Yet, by transitivity, these constraints would require  $r_0$  to precede  $w_0$ , which violates the order of events at  $p_0$ .

Both linearizability and sequential consistency are considered *strong* consistency conditions. In a strong consistency condition, it is required that all processes agree on the same view of the order in which operations occur.

#### 9.3 ALGORITHMS

In this section we present one algorithm for a DSM that provides linearizability and two algorithms that provide sequential consistency.

The design and correctness proofs of the algorithms are greatly simplified by assuming that the underlying message-passing communication system supports totally ordered broadcast, as discussed in Chapter 8. In fact, some form of reliable broadcast is probably embedded in most implementations of distributed shared memory. Therefore, it is helpful to decouple the broadcast component when designing and verifying the implementation; later, it is possible to optimize the broadcast implementation for this specific usage. This also provides an interesting application, demonstrating the usefulness of ordered broadcast.

In this chapter, we use the shorthand notation  $bc\text{-send}_i(m)$  to mean  $bc\text{-send}_i(m,to)$  and  $bc\text{-recv}_i(m)$  to mean  $bc\text{-recv}_i(m,to)$ ; that is, a broadcast send and receive with the quality of service required to be totally ordered.

All of our algorithms use complete replication; there is a local copy of every shared object in the state of the MCs process at every node. See the chapter notes for references to algorithms that are more space efficient.

## 9.3.1 Linearizability

When a request to read or write a shared object is received by the MCs process at a node, it sends a broadcast message containing the request and waits to receive its own message back. When the message arrives, it performs the response for the pending operation, returning the value of its copy of the object for a read and performing an ack for a write. Furthermore, whenever an MCs process receives a broadcast message for a write, it updates its copy of the object accordingly.

**Theorem 9.1** The linearizable shared memory system is simulated by the totally ordered broadcast system.

**Proof.** Let  $\alpha$  be an admissible execution of the algorithm (i.e., it is fair, user compliant for the shared memory system, and correct for the totally ordered broadcast communication system). We must show that  $top(\alpha)$  is linearizable.

Let  $\sigma = top(\alpha)$ . Order the operations in  $\sigma$  according to the total order provided in  $\alpha$  for their broadcasts, to create the desired permutation  $\pi$ .

We now check that  $\pi$  respects the semantics of the objects. Let x be a read/write object.  $\pi|x$  is the sequence of operations that access x. Since the broadcasts are totally ordered, every MCs process receives the messages for the operations on x in the same order, which is the order of  $\pi$ , and manages its copy of x correctly.

We now check that  $\pi$  respects the real time ordering of operations in  $\alpha$ . Suppose operation  $o_1$  finishes in  $\alpha$  before operation  $o_2$  begins. Then  $o_1$ 's broadcast has been received at its initiator before  $o_2$ 's broadcast is sent by its initiator. Obviously,  $o_2$ 's broadcast is ordered after  $o_1$ 's. Thus  $o_1$  appears in  $\pi$  before  $o_2$ .




Fig. 9.3 A nonlinearizable execution.

Since the totally ordered broadcast system is simulated by the (point-to-point) message passing system (cf. Chapter 8), we have as a corollary:

**Theorem 9.2** The linearizable shared memory system is simulated by the (point-to-point) message passing system.

The linearizability algorithm requires every operation, whether a read or a write, to wait until the initiator receives its own broadcast message back. Measured in terms of broadcast operations, the linearizability algorithm is quite efficient—each operation completes within a constant number of broadcast operations. However, a more accurate way to measure the algorithm is in terms of basic point-to-point communication; such analysis depends on the complexities of the underlying totally ordered broadcast algorithm, which are quite high.

Let's try to optimize this algorithm. Note that no copies are changed as a result of receiving the broadcast message for a read. One might think, Why bother to send it? Why not just return the value of your own copy right away?

The problem is that the resulting algorithm does not guarantee linearizability. Consider an execution in which the initial value of x is 0. Processor  $p_i$  experiences an invocation to write 1 to x and performs the tbc-send for the write. The broadcast message arrives at processor  $p_j$ , which updates its local copy of x to be 1, subsequently does a read on x, and returns the new value 1. Consider a third processor  $p_k$ , which has not yet received  $p_i$ 's broadcast message and still has its local copy of x equal to 0. Suppose that after  $p_j$ 's read but before receiving  $p_i$ 's broadcast message,  $p_k$  does a read on x, returning the old value 0 (see Fig. 9.3).

No permutation of these three operations can both conform to the read/write specification and preserve the relative real-time orderings of all non overlapping operations.

However, as we show next, this algorithm does provide sequential consistency.

# 9.3.2 Sequential Consistency

**9.3.2.1 Local Read Algorithm** In the algorithm, each processor keeps a local copy of every object. A read returns the value of the local copy immediately. When a write comes in to  $p_i$ ,  $p_i$  sends a totally ordered broadcast containing the name of the

П

```
Algorithm 24 Sequentially consistent local read algorithm:
 code for processor p_i, 0 \le i \le n-1.
 Initially copy[x] holds the initial value of shared object x, for all x
 1:
      when read_i(x) occurs:
 2:
           enable return<sub>i</sub>(x, copy[x])
 3:
      when write<sub>i</sub>(x, v) occurs:
 4:
           enable tbc-send<sub>i</sub>(x, v)
```

5: when tbc-recv<sub>i</sub>(x, v) from  $p_i$  occurs:

6: copy[x] := v

7: if j = i then enable  $ack_i(x)$ 

object to be updated and the value to be written; but it does not yet generate an ack for the write operation. When  $p_i$  receives an update message, it writes the new value to its local copy of the object. If the update message was originated by  $p_i$ , then  $p_i$ generates an ack and the (unique pending) write operation returns. The pseudocode appears as Algorithm 24.

To prove the correctness of the algorithm, we first show two lemmas that hold for every admissible execution  $\alpha$ .

**Lemma 9.3** For every processor  $p_i$ ,  $p_i$ 's local copies take on all the values contained in write operations, all updates occur in the same order at each processor, and this order preserves the order of write operations on a per-processor basis.

**Proof.** By the code, a tbc-send is done exactly once for each write operation. By the guarantees of the totally ordered broadcast, each processor receives exactly one message for each write operation, these messages are received in the same order at each processor, and this order respects the order of sending on a per-processor basis.

Call the total order of Lemma 9.3 the the total order. Lemma 9.4 is true because a write does not end until its update is performed at its initiator and no other operation has begun at the initiator in the meantime.

**Lemma 9.4** For every processor  $p_i$  and all shared objects x and y, if read r of object y follows write w to object x in  $top(\alpha)|i$ , then r's read of  $p_i$ 's local copy of y follows w's write of  $p_i$ 's local copy of x.

**Theorem 9.5** Algorithm 24 implements a sequentially consistent shared memory with local reads.

**Proof.** Clearly the reads are local. The rest of the proof shows that  $top(\alpha)$  satisfies sequential consistency for any admissible execution  $\alpha$ .

Define the permutation  $\pi$  of operations in  $top(\alpha)$  as follows. Order the writes in  $\pi$  in the total role. Now we explain where to insert the reads. We consider each read in order starting at the beginning of  $\alpha$ . Read r by  $p_i$  on x is placed immediately after the later (in  $\pi$ ) of (1) the previous (in  $\alpha$ ) operation for  $p_i$  (either read or write, on any object) and (2) the write that caused the latest update of  $p_i$ 's local copy of x preceding the point when r's return was enabled. Break ties using processor ids (e.g., if every processor reads some object before any processor writes any object, then  $\pi$  begins with  $p_0$ 's read, followed by  $p_1$ 's read, etc.).

We must show  $top(\alpha)|i=\pi|i$  for all processors  $p_i$ . Fix some processor  $p_i$ . The relative ordering of two reads in  $top(\alpha)|i$  is the same as in  $\pi|i$ , by the definition of  $\pi$ . The relative ordering of two writes in  $top(\alpha)|i$  is the same in  $\pi|i$ , by Lemma 9.3. Suppose in  $top(\alpha)|i$  that read r follows write w. By the definition of  $\pi$ , r comes after w in  $\pi$ .

Suppose in  $top(\alpha)|i$  that read r precedes write w. Suppose in contradiction that r comes after w in  $\pi$ . Then in  $\pi$  there is some read r' by  $p_i$  that reads v from x and some write w' by some  $p_j$  that writes v to x such that (1) r' equals r or occurs before r in  $\alpha$ , (2) w' equals w or follows w in the tbcast order, and (3) w' causes the latest update to  $p_i$ 's copy of x that precedes the enabling of the return event for r'.

But in  $\alpha$ , r' finishes before w starts. Since updates are performed in  $\alpha$  in the cast order (Lemma 9.3), r' cannot see the update of w', a contradiction.

We must show  $\pi$  is legal. Consider read r by  $p_i$  that reads v from x in  $\pi$ . Let w be the write in  $\alpha$  that causes the latest update to  $p_i$ 's copy of x preceding r's read of  $p_i$ 's copy of x. Suppose w is performed by  $p_j$ . (If there is no such w, then consider an imaginary "initializing" write at the beginning of  $\alpha$ .) By the definition of  $\pi$ , r follows w in  $\pi$ . We must show that no other write to x falls in between w and r in  $\pi$ . Suppose in contradiction that w' does, where w' is a write of v' to x by some  $p_k$ . Then by Lemma 9.3, the update for w' follows the update for w at every processor in  $\alpha$ .

Case 1: k = i. Since  $\pi$  preserves the order of operations at  $p_i$ , w' precedes r in  $\alpha$ . Since the update for w' follows the update for w in  $\alpha$ , r sees the update belonging to w', not w, contradicting the choice of w.

Case 2:  $k \neq i$ . By Condition 1 of the definition of  $\pi$ , there is some operation in  $top(\alpha)|i$  that, in  $\pi$ , precedes r and follows w' (otherwise r would not follow w'). Let o be the first such operation.

Suppose o is a write to some object y. By Lemma 9.4, o's update to  $p_i$ 's copy of y precedes r's read of  $p_i$ 's copy of x. Since updates are done in the update for w' occurs at  $p_i$  before the update for o, and thus before r's read, contradicting the choice of w.

Suppose o is a read. By the definition of  $\pi$ , o is a read of x, and the update of  $p_i$ 's copy of x due to w' is the latest one preceding o's read (otherwise o would not follow w'). Since updates are done in the total order, the value from w' supersedes the value from w, contradicting the choice of w.

**Algorithm 25** Sequentially consistent local write algorithm: code for processor  $p_i$ ,  $0 \le i \le n-1$ .

```
Initially copy[x] holds the initial value of shared object x, for all x, and num = 0
1:
     when read_i(x) occurs:
2:
         if num = 0 then enable return<sub>i</sub>(x, copy[x])
3:
     when write<sub>i</sub>(x, v) occurs:
4:
         num := num + 1
         enable tbc-send<sub>i</sub>(x, v)
5:
6:
         enable ack_i(x)
7:
    when tbc-recv<sub>i</sub>(x, v) from p_i occurs:
         copy[x] := v
8:
9:
         if i = i then
10:
             num := num - 1
11:
             if num = 0 and a read on x is pending then
12:
                  enable return<sub>i</sub>(x, copy[x])
```

**9.3.2.2** Local Write Algorithm It is possible to reverse which operation is local and which is slow in the previous algorithm. The next algorithm we present has local writes and slow reads.

When a write(x) comes in to  $p_i$ , a broadcast message is sent as in the previous algorithm; however, it is acked immediately. When a read(x) comes in to  $p_i$ , if  $p_i$  has no pending updates (to any object, not just to x), then it returns the current value of its copy of x. Otherwise, it waits to receive the broadcast message for all writes that it initiated itself and then returns. This is done by maintaining a count of its self-initiated pending write broadcasts and waiting until this count is zero. Effectively, the algorithm pipelines write updates generated at the same processor. The pseudocode appears as Algorithm 25.

**Theorem 9.6** Algorithm 25 implements a sequentially consistent shared memory with local writes.

**Proof.** Clearly every write is local. The structure of the proof of sequential consistency is identical to that in the proof of Theorem 9.5. We just need a new proof for Lemma 9.4. Lemma 9.4 is still true for this algorithm because when a read occurs at  $p_i$ , if any update initiated by  $p_i$  is still waiting, then the return is delayed until the latest such update is performed.

An explicit scenario can be constructed to show that this algorithm does not provide linearizability (see Exercise 9.5).

Thus neither of these two algorithms for sequential consistency can guarantee linearizability. This is true even if the algorithms run on top of a message system

that provides more stringent timing guarantees than in the asynchronous case. As we will show below, reads and writes for linearizability cannot be local as long as there is any uncertainty in the message delay.

#### 9.4 LOWER BOUNDS

In this section we show some lower bounds on the time to perform operations in DSM implementations. The lower bounds assume that the underlying communication system is the (asynchronous) point-to-point message passing system, and not the totally ordered broadcast system.

First, we show that the trade-off hinted at by the existence of the local read and local write algorithms for sequential consistency is inherent. We show that the sum of the worst-case times for read and write must be at least the maximum message delay, in any sequentially consistent implementation.

Then we show that the worst-case times of both reads and writes for linearizability are at least a constant fraction of the uncertainty in the message delay.

To make these claims precise, we must add provisions for time and clocks to our new layered model of computation.

## 9.4.1 Adding Time and Clocks to the Layered Model

We adapt the definitions from Part I, in particular, the notion of a timed execution from Chapter 2 and the notions of hardware clocks and shifting from Chapter 6.

The only change needed to the definition of a timed execution is that only node input events are assigned times. The time of an event that is not a node input is "inherited" from the node input event that (directly or indirectly) triggered it.

Hardware clocks are modeled as in Chapter 6. The lower bounds shown in this chapter assume that the hardware clocks run at the same rate as real time but are not initially synchronized.

The notions of a processor's view and timed view (with clock values) and the merge operation on timed views are the same.

The definition of shifting executions is the same, and Lemma 6.14 is still valid.

In this section, the definition of an admissible timed execution will include the following additional constraint:

• Every message delay is in the range [d-u, d], for some nonnegative constants d and u, with  $u \leq d$ .

Given a particular MCS, we will let  $t_{op}$  be the worst-case time, over all admissible executions, for an operation of type "op." (The *time* for an operation is the difference

<sup>&</sup>lt;sup>3</sup>Technically, an operation consists of a specific invocation and its matching specific response. However, it is often convenient to group together a number of "similar" operations into a single operation type; for instance, operation type "write" includes [write(x, v), ack], for all x and v.

between the real time when the response occurs and the real time when the invocation occurs.)

## 9.4.2 Sequential Consistency

**Theorem 9.7** For any sequentially consistent memory consistency system that provides two read/write objects,  $t_{\text{read}} + t_{\text{write}} \ge d$ .

**Proof.** Fix a sequentially consistent MCS that provides two shared objects x and y, both initially 0.

Assume by way of contradiction that  $t_{\text{read}} + t_{\text{write}} < d$ .

There exists an admissible execution  $\alpha_0$  of the MCS such that

$$top(\alpha_0) = write_0(x, 1) ack_0(x) read_0(y) return_0(y, 0)$$

and the write begins at time 0 and the read returns before time d. Assume further that every message sent in  $\alpha_0$  has delay d. Thus no messages have been received by any node at the time when the read returns.

Similarly, there exists an admissible execution  $\alpha_1$  of the MCS such that

$$top(\alpha_1) = write_1(y, 1) ack_1(y) read_1(x) return_1(x, 0)$$

and the write begins at time 0 and the read returns before time d. Assume further that every message sent in  $\alpha_1$  has delay d. Thus no messages have been received by any node at the time when the read returns.

Informally, the final step of the proof is to create a new execution  $\alpha$  that combines the behavior of  $p_0$  in  $\alpha_0$ , in which  $p_0$  writes x and reads y, with the behavior of  $p_1$  in  $\alpha_1$ , in which  $p_1$  writes y and reads x. Because both operations of each processor complete before time d,  $p_0$  does not know about  $p_1$ 's operations and vice versa. Thus the processors return the same values in  $\alpha$  as they do in  $\alpha_0$  (or  $\alpha_1$ ). After time d in  $\alpha$ , we allow any pending messages to be delivered, but it is too late for them to affect the values returned earlier. And the values that were returned are inconsistent with sequential consistency.

We proceed more formally. Recall from Chapter 6 that, for  $i=0,1,\alpha_i|i$  denotes the timed history of  $p_i$  in  $\alpha_i$ . (Recall that the timed history consists of the initial state and the sequence of events that occur at  $p_i$  together with the real times and the clock times.) Let  $\eta_i$  be the prefix of  $\alpha_i|i$  ending just before time d. Let  $\alpha'$  be merge $(\eta_0,\eta_1)$ . The result is a prefix of an admissible execution  $\alpha$ . Because  $\alpha$  is admissible, it is supposed to satisfy sequential consistency. But  $top(\alpha)$  is the sequence  $\sigma_3$ , which we showed in Section 9.2 is not sequentially consistent.

# 9.4.3 Linearizability

The lower bound of d just shown for sequential consistency on the sum of the worst-case times for a read and a write also holds for linearizability, because linearizability is a stronger condition.

For linearizability, we can show additional lower bounds on the worst-case times for reads and writes. In particular, under reasonable assumptions about the pattern of sharing, in any linearizable implementation of an object, the worst-case time for a write is u/2 and the worst-case time for a read is u/4. Thus it is not possible to have local read or local write algorithms for linearizability, as it was for sequential consistency.

Note that if u = 0, then the lower bounds for linearizability become 0. In fact, this bound is tight in that case; if u = 0, then local read and local write algorithms are possible for linearizability (see Exercise 9.7).

**Theorem 9.8** For any linearizable memory consistency system that provides a read/write object written by two processors and read by a third,  $t_{\text{write}} \geq \frac{u}{2}$ .

**Proof.** Fix a linearizable MCS that provides a shared object x, initially 0, that is read by  $p_0$  and written by  $p_1$  and  $p_2$ .

Assume by way of contradiction that  $t_{\text{write}} < \frac{u}{2}$ .

We construct an execution of the MCS that, because of the shortness of the writes, can be shifted without violating the message delay constraints so as to violate linearizability. In the original execution  $p_1$  writes 1 to x, then  $p_2$  writes 2 to x, and then  $p_0$  reads x, returning 2. After shifting  $p_1$  and  $p_2$  so that their writes have exchanged places, the result is no longer linearizable, since  $p_0$  should return 1 instead of 2. The details follow.

There exists an admissible execution  $\alpha$  of the MCS such that (see Fig. 9.4(a)):

- $top(\alpha)$  is  $write_1(x, 1)$   $ack_1(x)$   $write_2(x, 2)$   $ack_2(x)$   $read_0(x)$   $return_0(x, 2)$ ;
- The write<sub>1</sub>(x, 1) occurs at time 0, the write<sub>2</sub>(x, 2) occurs at time  $\frac{u}{2}$ , and the read<sub>0</sub>(x) occurs at time u; and
- The message delays in  $\alpha$  are d from  $p_1$  to  $p_2$ , d-u from  $p_2$  to  $p_1$ , and  $d-\frac{u}{2}$  for all other ordered pairs of processors.

Let  $\beta = \operatorname{shift}(\alpha, \langle 0, \frac{u}{2}, -\frac{u}{2} \rangle)$ ; that is, we shift  $p_1$  later by  $\frac{u}{2}$  and  $p_2$  earlier by  $\frac{u}{2}$  (see Fig. 9.4(b)). The result is still admissible, since by Lemma 6.14 the delay of a message either from  $p_1$  or to  $p_2$  becomes d - u, the delay of a message from  $p_2$  or to  $p_1$  becomes d, and all other delays are unchanged.

But  $top(\beta)$  is


$$\operatorname{write}_2(x, 2) \operatorname{ack}_2(x) \operatorname{write}_1(x, 1) \operatorname{ack}_1(x) \operatorname{read}_0(x) \operatorname{return}_0(x, 2)$$

which violates linearizability, because  $p_0$ 's read should return 1, not 2.

Now we show the lower bound for reads.

**Theorem 9.9** For any linearizable memory consistency system that provides a read/write object x read by two processors and written by a third,  $t_{\text{read}} \geq \frac{u}{4}$ .

**Proof.** Fix a linearizable MCS that provides a shared object x, initially 0, that is written by  $p_0$  and read by  $p_1$  and  $p_2$ .




**Fig. 9.4** Illustration for the proof of Theorem 9.8; important time points are marked at the top.

Assume by way of contradiction that  $t_{\text{read}} < \frac{u}{4}$ .

As in the previous proof, we construct an execution of the MCs that, because of the shortness of the reads, can be shifted without violating the message delay constraints so as to violate linearizability. In the original execution,  $p_1$  reads 0 from x, then  $p_1$  and  $p_2$  alternate reading x while  $p_0$  concurrently writes 1 to x, and then  $p_2$  reads 1 from x. Thus there exists a read  $r_1$ , say by  $p_1$ , that returns 0 and is immediately followed by a read  $r_2$  by  $p_2$  that returns 1. After shifting  $p_2$  so that adjacent reads by  $p_1$  and  $p_2$  have exchanged places, and in particular  $r_2$  precedes  $r_1$ , the result is no longer linearizable, since  $r_2$  returns the new value 1 and  $r_1$  returns the old value 0. The details follow.

Let  $k = \lceil t_{\text{write}}/u \rceil$ . There exists an admissible execution  $\alpha$  of the MCS in which all message delays are  $d - \frac{u}{2}$ , containing the following events (see Fig. 9.5(a)).

- At time  $\frac{u}{4}$ ,  $p_0$  does a write<sub>0</sub>(x, 1).
- At some time between  $\frac{u}{4}$  and  $(4k+1) \cdot \frac{u}{4}$ ,  $p_0$  does an  $ack_0(x)$ . (By definition of k,  $(4k+1) \cdot \frac{u}{4} \ge \frac{u}{4} + t_{write}$ , and thus  $p_0$ 's write operation is guaranteed to finish in this interval.)
- At time  $2i \cdot \frac{u}{4}$ ,  $p_1$  does a read<sub>1</sub>(x),  $0 \le i \le 2k$ .
- At some time between  $2i \cdot \frac{u}{4}$  and  $(2i+1) \cdot \frac{u}{4}$ ,  $p_1$  does a return<sub>1</sub> $(x, v_{2i})$ ,  $0 \le i \le 2k$ .
- At time  $(2i+1) \cdot \frac{u}{4}$ ,  $p_2$  does a read<sub>2</sub>(x),  $0 \le i \le 2k$ .



**Fig. 9.5** Illustration for the proof of Theorem 9.9; important time points are marked at the top.

• At some time between  $(2i+1) \cdot \frac{u}{4}$  and  $(2i+2) \cdot \frac{u}{4}$ ,  $p_2$  does a return<sub>2</sub> $(x, v_{2i+1})$ , 0 < i < 2k.

Thus in  $top(\alpha)$ ,  $p_1$ 's read of  $v_0$  precedes  $p_0$ 's write,  $p_2$ 's read of  $v_{4k+1}$  follows  $p_0$ 's write, no two read operations overlap, and the order of the values read from x is  $v_0, v_1, v_2, \ldots, v_{4k+1}$ . By linearizability,  $v_0 = 0$  and  $v_{4k+1} = 1$ . Thus there exists some  $j, 0 \le j \le 4k$ , such that  $v_j = 0$  and  $v_{j+1} = 1$ . Without loss of generality, assume that j is even, so that  $v_j$  is the result of a read by  $p_1$ .

Define  $\beta = \text{shift}(\alpha, \langle 0, 0, -\frac{u}{2} \rangle)$ ; that is, we shift  $p_2$  earlier by  $\frac{u}{2}$  (see Fig. 9.5(b)). The result is admissible, since by Lemma 6.14 the message delays to  $p_2$  become d-u, the message delays from  $p_2$  become d, and the remaining message delays are unchanged.

As a result of the shifting, we have reordered read operations with respect to each other at  $p_1$  and  $p_2$ . Specifically, in  $top(\beta)$ , the order of the values read from x is  $v_1$ ,  $v_0, v_3, v_2, \ldots, v_{j+1}, v_j, \ldots$  Thus in  $top(\beta)$  we now have  $v_{j+1} = 1$  being read before  $v_j = 0$ , which violates linearizability.

#### **Exercises**

**9.1** Prove that an algorithm that locally simulates a linearizable shared memory provides sequential consistency.

- 9.2 Prove that linearizability is local, that is, if we compose separate implementations of linearizable shared variables x and y, the result is also linearizable.
- **9.3** Prove that sequential consistency is not composable. That is, present a schedule that is not sequentially consistent but whose projection on each object *is* sequentially consistent.
- **9.4** Prove that the response time of the totally ordered broadcast algorithm of Section 8.2.3.2 (Algorithm 21) is 2d.
- **9.5** Present a schedule of the local writes algorithm (Algorithm 25) that is sequentially consistent but is not linearizable.
- **9.6** For each  $\epsilon$  between 0 and u, describe an algorithm for sequential consistency in which reads take time  $d \epsilon$  and writes take time  $\epsilon$ .
- 9.7 Show that if u = 0, then local read and local write algorithms are possible for linearizability.
- **9.8** What happens to Theorem 9.8 if the assumption about the number of distinct readers and writers is removed?
- **9.9** Develop a linearizable algorithm for implementing shared objects of other data types besides read/write registers, for instance, stacks and queues. Try to get the best time complexity for operations that you can.
- **9.10** This exercise asks you to generalize the proof of Theorem 9.8 that  $t_{\text{write}} \geq \frac{u}{2}$ .
  - (a) Consider a shared object (data type) specification with the following property. There exists a sequence  $\rho$  of operations and two operations  $op^1$  and  $op^2$  that are both of type op such that (1)  $\rho$   $op^1$   $op^2$  and  $\rho$   $op^2$   $op^1$  are both legal and (2) there exists a sequence  $\gamma$  of operations such that  $\rho$   $op^1$   $op^2$   $\gamma$  is legal but  $\rho$   $op^2$   $op^1$   $\gamma$  is not. Suppose at least two processors can perform operations of type op and there is a third processor that can perform the operations in  $\rho$  and  $\gamma$ . Prove that in any linearizable implementation of this data type,  $t_{op} \geq \frac{u}{2}$ .
  - (b) What does this result imply about the worst-case time for linearizable implementations of stacks and queues?
- **9.11** (a) An operation of a data type is called an *accessor* if, informally speaking, it does not change the "state" of the object. Make a formal definition of accessor using the notion of legal sequences of operations.
  - (b) Consider a shared object (data type) specification that satisfies the following property. There exists a sequence  $\rho$  of operations, two operations  $aop^1$  and  $aop^2$  that are both of type aop, an accessor, and there exists an operation op such that (1)  $\rho$   $aop^1$  and  $\rho$  op  $aop^2$  are legal, but (2)  $\rho$   $aop^2$  and  $\rho$  op  $aop^1$  are not legal. Suppose at least two processors can perform operations of type aop and a third can perform op. Prove that in any linearizable implementation of this data type,  $t_{aop} \ge \frac{u}{2}$ .

(c) What does this result imply about the worst-case time for linearizable implementations of read/write registers and of augmented stacks and queues? (An *augmented* stack or queue provides an additional peek operation that returns the value at the top of the stack or head of the queue but does not change the data structure.)

## **Chapter Notes**

In the shared memory model presented in this chapter, there is no obvious way to determine the state of a shared object in a configuration, if an operation on that object is pending. An alternative characterization of linearizability is that each operation, which actually takes some amount of time to complete (between the invocation and response) can be condensed to occur at a single point, so that no other events appear to occur in between. This point is called the *linearization point* of the operation. Because these two definitions are equivalent, the type of model used in Part I, in which the current values of the shared objects are explicitly part of configurations, is valid. For proving properties of shared memory algorithms, it is usually more convenient to use the approach from Part I. The new style of definition is more useful for showing how to implement shared objects, either out of other kinds of shared objects or on top of message passing.

The defining characteristic of a DSM is providing the illusion of physically shared memory in a system in which each node has its own local memory. Both hardware and software systems have been built that implement various consistency conditions. The types of systems have ranged from tightly coupled multiprocessors to collections of homogeneous machines on an Ethernet, and even include heterogeneous distributed systems. Although many of the specification questions are the same in these different types of systems, implementation issues are different. Survey papers on DSM systems include those by Nitzberg and Lo [201] and by Protic et al. [221].

Representative software systems include, in rough chronological order, Ivy by Li and Hudak [166, 167], Munin by Bennett et al. [49], Orca by Bal et al. [43], and TreadMarks by Amza et al. [12]. On the hardware side, several multiprocessors supporting DSM have been described, including Dash by Gharachorloo et al. [122] and Plus by Bisiani and Ravishankar [56].

As mentioned in the survey paper by Nitzberg and Lo [201], many of the issues involved in building a DSM have arisen in other contexts, such as multiprocessor caches, networked file systems, and distributed database management systems. These issues include the consistency condition to be provided, the structure of the shared data (i.e., whether associative addressing is used, whether the data is object oriented), the size of the unit of sharing, the handling of heterogeneous hardware, and interactions with the system's synchronization primitives and memory management schemes. In this chapter we have focused on the consistency condition to be provided.

Sequential consistency and linearizability are "strong" consistency conditions, both requiring the existence of a single view held by all the processors of the order in which operations occur. The term sequential consistency was first proposed by

Lamport in [156]. Lamport also formalized the notion of linearizability [159] for read/write registers, although he called it "atomicity"; the term "linearizability" was coined by Herlihy and Wing [135], who extended atomicity to arbitrary data types and explored the issue of composition (cf. Exercise 9.3).

The style of specification for consistency conditions in this chaper is taken from Attiya and Welch [34] and follows that of Herlihy and Wing [135]. Afek, Brown and Merritt [4] specify sequential consistency differently, by describing an explicit state machine and requiring a particular relationship between the executions of the state machine and those of any algorithm that is to provide sequential consistency.

We described some simple algorithms for linearizability and sequential consistency that rely on full replication and a broadcast primitive. The local-read and local-write algorithms for sequential consistency are taken from [34]; the Orca distributed programming language [43] is implemented with a similar style algorithm for sequential consistency. A similar algorithm for linearizability, but with improved response time, is described by Mavronicolas and Roth [182] and by Chaudhuri et al. [74].

In many situations, full replication of each shared data item is not desirable. Solutions more along the lines of caching algorithms, where the locations of copies can change dynamically, have been proposed. Afek et al. [4] have described an algorithm for sequential consistency that does not rely on full replication. A linearizable algorithm that incorporates replica management is described by Poulakidas and Singh [217].

The lower bounds presented in this chapter were taken from [34]. The lower bound for sequential consistency was originally proved by Lipton and Sandberg [170]. An improved lower bound on the time for linearizable reads appears in the paper by Mavronicolas and Roth [182] (as does the solution to Exercise 9.6 for read/write objects).

Separation results between sequential consistency and linearizability for other data types besides read/write registers have been shown for stacks and queues by Attiya and Welch [34] and for several classes of arbitrary data types by Kosa [149]. The latter paper contains the solutions to Exercises 9.10 and 9.11.

We have seen in this chapter that implementing sequential consistency or linearizability requires significant time overhead. "Weak" consistency conditions overcome this drawback. In weak conditions, there is no common (global) view of the order in which all the operations occur; rather, each processor has its own view of the order of operations. Different weak conditions are distinguished from each other by the subset of operations on which views should agree. The research on weak conditions was spearheaded in the computer architecture community. Early papers include those by Dubois and Scheurich [100], Adve and Hill [2], and Gharachorloo et al. [122]. A formal treatment of weak conditions within a framework similar to the one in this chapter can be found in [28, 112, 113]. These papers include a good description of related definitions, as well as examples and comparisons with other frameworks for specifying consistency conditions.

Protic, Tomasevic, and Milutinovic edited a collection of papers on distributed shared memory [222]; some of the papers mentioned above appear in this collection.